Defined in 2 files as a member:
Referenced in 53 files:
- contrib/llvm/include/llvm/CodeGen/MachineInstr.h, line 1126
- contrib/llvm/include/llvm/CodeGen/MachineOperand.h, line 425
- contrib/llvm/include/llvm/CodeGen/TargetInstrInfo.h
- contrib/llvm/include/llvm/CodeGen/TargetRegisterInfo.h
- contrib/llvm/include/llvm/MC/MCRegisterInfo.h, line 357
- contrib/llvm/lib/CodeGen/DetectDeadLanes.cpp
- contrib/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp
- contrib/llvm/lib/CodeGen/LiveDebugVariables.h, line 47
- contrib/llvm/lib/CodeGen/MachineCopyPropagation.cpp
- contrib/llvm/lib/CodeGen/MachineInstr.cpp
- contrib/llvm/lib/CodeGen/MachineOperand.cpp
- contrib/llvm/lib/CodeGen/MachineVerifier.cpp
- contrib/llvm/lib/CodeGen/PeepholeOptimizer.cpp
- contrib/llvm/lib/CodeGen/RegisterCoalescer.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h, line 86
- contrib/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
- contrib/llvm/lib/CodeGen/SplitKit.cpp
- contrib/llvm/lib/CodeGen/SplitKit.h, line 424
- contrib/llvm/lib/CodeGen/TargetInstrInfo.cpp
- contrib/llvm/lib/CodeGen/TargetRegisterInfo.cpp
- contrib/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp
- contrib/llvm/lib/MC/MCRegisterInfo.cpp
- contrib/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
- contrib/llvm/lib/Target/AArch64/AArch64InstrInfo.h, line 54
- contrib/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
- contrib/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h, line 49
- contrib/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
- contrib/llvm/lib/Target/AMDGPU/SIInstrInfo.h
- contrib/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
- contrib/llvm/lib/Target/AMDGPU/SIRegisterInfo.h, line 167
- contrib/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
- contrib/llvm/lib/Target/ARM/ARMBaseInstrInfo.h
- contrib/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp
- contrib/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h, line 185
- contrib/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
- contrib/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp
- contrib/llvm/lib/Target/ARM/ThumbRegisterInfo.h, line 42
- contrib/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
- contrib/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp
- contrib/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp
- contrib/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
- contrib/llvm/lib/Target/PowerPC/PPCInstrInfo.h, line 203
- contrib/llvm/lib/Target/X86/X86InstrInfo.cpp
- contrib/llvm/lib/Target/X86/X86InstrInfo.h
- contrib/llvm/lib/Target/X86/X86InstructionSelector.cpp
- contrib/llvm/lib/Target/X86/X86RegisterInfo.cpp
- contrib/llvm/utils/TableGen/AsmMatcherEmitter.cpp
- contrib/llvm/utils/TableGen/CodeGenRegisters.cpp
- contrib/llvm/utils/TableGen/CodeGenRegisters.h
- contrib/llvm/utils/TableGen/GlobalISelEmitter.cpp
- contrib/llvm/utils/TableGen/RegisterBankEmitter.cpp