Training courses
Kernel and Embedded Linux
Bootlin training courses
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201
//===- MipsABIFlagsSection.h - Mips ELF ABI Flags Section -------*- C++ -*-===// // // The LLVM Compiler Infrastructure // // This file is distributed under the University of Illinois Open Source // License. See LICENSE.TXT for details. // //===----------------------------------------------------------------------===// #ifndef LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSABIFLAGSSECTION_H #define LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSABIFLAGSSECTION_H #include "llvm/ADT/StringRef.h" #include "llvm/Support/ErrorHandling.h" #include "llvm/Support/MipsABIFlags.h" #include <cstdint> namespace llvm { class MCStreamer; struct MipsABIFlagsSection { // Internal representation of the fp_abi related values used in .module. enum class FpABIKind { ANY, XX, S32, S64, SOFT }; // Version of flags structure. uint16_t Version = 0; // The level of the ISA: 1-5, 32, 64. uint8_t ISALevel = 0; // The revision of ISA: 0 for MIPS V and below, 1-n otherwise. uint8_t ISARevision = 0; // The size of general purpose registers. Mips::AFL_REG GPRSize = Mips::AFL_REG_NONE; // The size of co-processor 1 registers. Mips::AFL_REG CPR1Size = Mips::AFL_REG_NONE; // The size of co-processor 2 registers. Mips::AFL_REG CPR2Size = Mips::AFL_REG_NONE; // Processor-specific extension. Mips::AFL_EXT ISAExtension = Mips::AFL_EXT_NONE; // Mask of ASEs used. uint32_t ASESet = 0; bool OddSPReg = false; bool Is32BitABI = false; protected: // The floating-point ABI. FpABIKind FpABI = FpABIKind::ANY; public: MipsABIFlagsSection() = default; uint16_t getVersionValue() { return (uint16_t)Version; } uint8_t getISALevelValue() { return (uint8_t)ISALevel; } uint8_t getISARevisionValue() { return (uint8_t)ISARevision; } uint8_t getGPRSizeValue() { return (uint8_t)GPRSize; } uint8_t getCPR1SizeValue(); uint8_t getCPR2SizeValue() { return (uint8_t)CPR2Size; } uint8_t getFpABIValue(); uint32_t getISAExtensionValue() { return (uint32_t)ISAExtension; } uint32_t getASESetValue() { return (uint32_t)ASESet; } uint32_t getFlags1Value() { uint32_t Value = 0; if (OddSPReg) Value |= (uint32_t)Mips::AFL_FLAGS1_ODDSPREG; return Value; } uint32_t getFlags2Value() { return 0; } FpABIKind getFpABI() { return FpABI; } void setFpABI(FpABIKind Value, bool IsABI32Bit) { FpABI = Value; Is32BitABI = IsABI32Bit; } StringRef getFpABIString(FpABIKind Value); template <class PredicateLibrary> void setISALevelAndRevisionFromPredicates(const PredicateLibrary &P) { if (P.hasMips64()) { ISALevel = 64; if (P.hasMips64r6()) ISARevision = 6; else if (P.hasMips64r5()) ISARevision = 5; else if (P.hasMips64r3()) ISARevision = 3; else if (P.hasMips64r2()) ISARevision = 2; else ISARevision = 1; } else if (P.hasMips32()) { ISALevel = 32; if (P.hasMips32r6()) ISARevision = 6; else if (P.hasMips32r5()) ISARevision = 5; else if (P.hasMips32r3()) ISARevision = 3; else if (P.hasMips32r2()) ISARevision = 2; else ISARevision = 1; } else { ISARevision = 0; if (P.hasMips5()) ISALevel = 5; else if (P.hasMips4()) ISALevel = 4; else if (P.hasMips3()) ISALevel = 3; else if (P.hasMips2()) ISALevel = 2; else if (P.hasMips1()) ISALevel = 1; else llvm_unreachable("Unknown ISA level!"); } } template <class PredicateLibrary> void setGPRSizeFromPredicates(const PredicateLibrary &P) { GPRSize = P.isGP64bit() ? Mips::AFL_REG_64 : Mips::AFL_REG_32; } template <class PredicateLibrary> void setCPR1SizeFromPredicates(const PredicateLibrary &P) { if (P.useSoftFloat()) CPR1Size = Mips::AFL_REG_NONE; else if (P.hasMSA()) CPR1Size = Mips::AFL_REG_128; else CPR1Size = P.isFP64bit() ? Mips::AFL_REG_64 : Mips::AFL_REG_32; } template <class PredicateLibrary> void setISAExtensionFromPredicates(const PredicateLibrary &P) { if (P.hasCnMips()) ISAExtension = Mips::AFL_EXT_OCTEON; else ISAExtension = Mips::AFL_EXT_NONE; } template <class PredicateLibrary> void setASESetFromPredicates(const PredicateLibrary &P) { ASESet = 0; if (P.hasDSP()) ASESet |= Mips::AFL_ASE_DSP; if (P.hasDSPR2()) ASESet |= Mips::AFL_ASE_DSPR2; if (P.hasMSA()) ASESet |= Mips::AFL_ASE_MSA; if (P.inMicroMipsMode()) ASESet |= Mips::AFL_ASE_MICROMIPS; if (P.inMips16Mode()) ASESet |= Mips::AFL_ASE_MIPS16; if (P.hasMT()) ASESet |= Mips::AFL_ASE_MT; } template <class PredicateLibrary> void setFpAbiFromPredicates(const PredicateLibrary &P) { Is32BitABI = P.isABI_O32(); FpABI = FpABIKind::ANY; if (P.useSoftFloat()) FpABI = FpABIKind::SOFT; else if (P.isABI_N32() || P.isABI_N64()) FpABI = FpABIKind::S64; else if (P.isABI_O32()) { if (P.isABI_FPXX()) FpABI = FpABIKind::XX; else if (P.isFP64bit()) FpABI = FpABIKind::S64; else FpABI = FpABIKind::S32; } } template <class PredicateLibrary> void setAllFromPredicates(const PredicateLibrary &P) { setISALevelAndRevisionFromPredicates(P); setGPRSizeFromPredicates(P); setCPR1SizeFromPredicates(P); setISAExtensionFromPredicates(P); setASESetFromPredicates(P); setFpAbiFromPredicates(P); OddSPReg = P.useOddSPReg(); } }; MCStreamer &operator<<(MCStreamer &OS, MipsABIFlagsSection &ABIFlagsSection); } // end namespace llvm #endif // LLVM_LIB_TARGET_MIPS_MCTARGETDESC_MIPSABIFLAGSSECTION_H