Defined in 2 files as a member:

• contrib/llvm/utils/TableGen/CodeGenDAGPatterns.cpp, line 3217 (as a member)
• contrib/llvm/utils/TableGen/CodeGenInstruction.h, line 235 (as a member)

Defined in 3 files as a function:

• contrib/llvm/include/llvm/CodeGen/MachineInstr.h, line 629 (as a function)
• contrib/llvm/include/llvm/MC/MCInstrDesc.h, line 387 (as a function)
• contrib/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.h, line 100 (as a function)

Referenced in 63 files:

• contrib/llvm/include/llvm/CodeGen/MachineInstr.h, line 653
• contrib/llvm/include/llvm/CodeGen/ScheduleDAG.h, line 392
• contrib/llvm/include/llvm/CodeGen/TargetInstrInfo.h
  • line 1493
  • line 1495
• contrib/llvm/lib/CodeGen/BranchFolding.cpp
  • line 461
  • line 830
• contrib/llvm/lib/CodeGen/EarlyIfConversion.cpp, line 216
• contrib/llvm/lib/CodeGen/ImplicitNullChecks.cpp
  • line 325
  • line 371
  • line 605
• contrib/llvm/lib/CodeGen/MachineCSE.cpp, line 369
• contrib/llvm/lib/CodeGen/MachineInstr.cpp
  • line 939
  • line 953
  • line 1053
  • line 1074
• contrib/llvm/lib/CodeGen/MachineLICM.cpp
  • line 859
  • line 888
• contrib/llvm/lib/CodeGen/MachinePipeliner.cpp
  • line 1010
  • line 1037
  • line 1461
  • line 3451
• contrib/llvm/lib/CodeGen/MachineScheduler.cpp, line 1600
• contrib/llvm/lib/CodeGen/MachineSink.cpp, line 742
• contrib/llvm/lib/CodeGen/MachineVerifier.cpp
  • line 890
  • line 1237
• contrib/llvm/lib/CodeGen/PeepholeOptimizer.cpp, line 1312
• contrib/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp
  • line 830
  • line 862
• contrib/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp, line 299
• contrib/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
  • line 3624
  • line 3624
  • line 3631
  • line 3648
• contrib/llvm/lib/CodeGen/StackColoring.cpp
  • line 999
  • line 1085
• contrib/llvm/lib/CodeGen/TargetInstrInfo.cpp
  • line 579
  • line 907
  • line 1077
  • line 1094
• contrib/llvm/lib/CodeGen/TargetLoweringBase.cpp, line 958
• contrib/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp, line 1334
• contrib/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp, line 413
• contrib/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
  • line 1181
  • line 1284
• contrib/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp, line 267
• contrib/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp, line 570
• contrib/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
  • line 493
  • line 1197
• contrib/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
  • line 144
  • line 144
  • line 285
  • line 2094
  • line 2096
  • line 4565
• contrib/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp
  • line 265
  • line 281
  • line 312
  • line 329
  • line 394
  • line 438
  • line 510
  • line 550
• contrib/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
  • line 1345
  • line 3314
  • line 4033
  • line 4284
• contrib/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp, line 2070
• contrib/llvm/lib/Target/ARM/ARMOptimizeBarriersPass.cpp, line 44
• contrib/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp, line 580
• contrib/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp
  • line 201
  • line 1026
• contrib/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp
  • line 842
  • line 1031
  • line 1076
  • line 1109
  • line 1541
  • line 1558
  • line 1575
  • line 1685
  • line 1691
  • line 1735
  • line 1824
• contrib/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp, line 677
• contrib/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp
  • line 809
  • line 826
  • line 1038
• contrib/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp, line 2219
• contrib/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp
  • line 1706
  • line 1706
  • line 1840
  • line 1974
  • line 2047
  • line 2815
  • line 2996
  • line 4037
• contrib/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp
  • line 120
  • line 186
  • line 289
  • line 481
  • line 515
• contrib/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp
  • line 161
  • line 603
• contrib/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp, line 274
• contrib/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp
  • line 164
  • line 173
  • line 269
  • line 282
• contrib/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
  • line 579
  • line 672
  • line 1509
  • line 1510
  • line 1668
• contrib/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp
  • line 466
  • line 556
• contrib/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.cpp
  • line 288
  • line 489
• contrib/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp
  • line 154
  • line 370
  • line 425
• contrib/llvm/lib/Target/Lanai/LanaiDelaySlotFiller.cpp, line 187
• contrib/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp
  • line 2096
  • line 2108
  • line 2118
  • line 2122
  • line 2131
• contrib/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp
  • line 448
  • line 456
  • line 504
  • line 506
• contrib/llvm/lib/Target/Mips/MipsOptimizePICCall.cpp, line 289
• contrib/llvm/lib/Target/PowerPC/PPCHazardRecognizers.cpp
  • line 35
  • line 287
• contrib/llvm/lib/Target/Sparc/DelaySlotFiller.cpp, line 238
• contrib/llvm/lib/Target/SystemZ/SystemZInstrBuilder.h, line 33
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp, line 166
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.cpp, line 74
• contrib/llvm/lib/Target/X86/X86CmovConversion.cpp
  • line 196
  • line 302
  • line 318
  • line 668
  • line 719
• contrib/llvm/lib/Target/X86/X86InstrBuilder.h, line 205
• contrib/llvm/utils/TableGen/CodeGenDAGPatterns.cpp
  • line 3222
  • line 3236
  • line 3267
  • line 3286
  • line 3293
  • line 3335
  • line 3335
  • line 3338
  • line 3341
  • line 3348
  • line 3348
  • line 3844
  • line 3865
• contrib/llvm/utils/TableGen/CodeGenInstruction.cpp, line 332
• contrib/llvm/utils/TableGen/DAGISelMatcherGen.cpp
  • line 695
  • line 741
• contrib/llvm/utils/TableGen/GlobalISelEmitter.cpp, line 2149
• contrib/llvm/utils/TableGen/InstrDocsEmitter.cpp, line 113
• contrib/llvm/utils/TableGen/InstrInfoEmitter.cpp, line 497