Defined in 4 files as a member:
- contrib/llvm/include/llvm/CodeGen/TargetInstrInfo.h, line 404 (as a member)
- contrib/llvm/include/llvm/CodeGen/TargetRegisterInfo.h, line 1008 (as a member)
- contrib/llvm/lib/Target/Hexagon/HexagonConstPropagation.cpp, line 84 (as a member)
- contrib/llvm/utils/TableGen/GlobalISelEmitter.cpp, line 1869 (as a member)
Referenced in 44 files:
- contrib/llvm/include/llvm/CodeGen/MachineInstrBuilder.h
- contrib/llvm/include/llvm/CodeGen/MachineOperand.h
- contrib/llvm/include/llvm/CodeGen/TargetInstrInfo.h
- contrib/llvm/include/llvm/CodeGen/TargetRegisterInfo.h
- contrib/llvm/lib/CodeGen/DetectDeadLanes.cpp
- contrib/llvm/lib/CodeGen/LiveInterval.cpp
- contrib/llvm/lib/CodeGen/LiveIntervals.cpp
- contrib/llvm/lib/CodeGen/LiveRangeCalc.cpp
- contrib/llvm/lib/CodeGen/LiveRangeEdit.cpp
- contrib/llvm/lib/CodeGen/LiveVariables.cpp
- line 197
- line 198
- line 203
- line 251
- line 252
- line 254
- line 258
- line 261
- line 262
- line 290
- line 291
- line 298
- line 339
- line 340
- line 351
- line 352
- line 370
- line 371
- line 374
- line 375
- line 382
- line 384
- line 386
- line 388
- line 389
- line 393
- line 452
- line 459
- line 461
- line 461
- line 462
- line 474
- line 475
- line 478
- line 492
- line 493
- line 494
- contrib/llvm/lib/CodeGen/MIRParser/MIParser.cpp
- contrib/llvm/lib/CodeGen/MachineInstrBundle.cpp
- contrib/llvm/lib/CodeGen/MachineOperand.cpp
- contrib/llvm/lib/CodeGen/PeepholeOptimizer.cpp
- contrib/llvm/lib/CodeGen/RegisterCoalescer.cpp
- contrib/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp
- contrib/llvm/lib/CodeGen/TailDuplicator.cpp
- contrib/llvm/lib/CodeGen/TargetInstrInfo.cpp
- contrib/llvm/lib/CodeGen/VirtRegMap.cpp
- contrib/llvm/lib/MC/MCRegisterInfo.cpp
- contrib/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp
- contrib/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
- contrib/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
- contrib/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
- contrib/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
- contrib/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp
- contrib/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp
- contrib/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp
- contrib/llvm/lib/Target/AMDGPU/SIISelLowering.cpp
- contrib/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
- contrib/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
- contrib/llvm/lib/Target/AMDGPU/SIRegisterInfo.h, line 213
- contrib/llvm/lib/Target/ARM/ARMAsmPrinter.cpp
- contrib/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
- contrib/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp, line 804
- contrib/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h, line 206
- contrib/llvm/lib/Target/Hexagon/HexagonConstPropagation.cpp
- contrib/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp
- contrib/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp, line 241
- contrib/llvm/lib/Target/SystemZ/SystemZRegisterInfo.h, line 77
- contrib/llvm/lib/Target/X86/X86InstrInfo.cpp
- contrib/llvm/utils/TableGen/CodeGenRegisters.cpp
- contrib/llvm/utils/TableGen/GlobalISelEmitter.cpp