Defined in 3 files as a struct:
Defined in 3 files as a member:
Referenced in 82 files:
- contrib/llvm/include/llvm/CodeGen/CallingConvLower.h
- contrib/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h, line 146
- contrib/llvm/include/llvm/CodeGen/GlobalISel/Utils.h
- contrib/llvm/include/llvm/CodeGen/LiveIntervalUnion.h, line 157
- contrib/llvm/include/llvm/CodeGen/LiveRangeEdit.h, line 118
- contrib/llvm/include/llvm/CodeGen/MachineRegisterInfo.h
- contrib/llvm/include/llvm/CodeGen/RegAllocPBQP.h
- contrib/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h
- contrib/llvm/lib/CodeGen/CallingConvLower.cpp
- contrib/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
- contrib/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp
- contrib/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp
- contrib/llvm/lib/CodeGen/GlobalISel/Utils.cpp
- contrib/llvm/lib/CodeGen/InlineSpiller.cpp
- contrib/llvm/lib/CodeGen/LiveIntervalUnion.cpp
- contrib/llvm/lib/CodeGen/LiveIntervals.cpp
- contrib/llvm/lib/CodeGen/LiveRangeEdit.cpp
- contrib/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp
- contrib/llvm/lib/CodeGen/MIRParser/MIParser.cpp
- contrib/llvm/lib/CodeGen/MIRParser/MIParser.h, line 69
- contrib/llvm/lib/CodeGen/MIRParser/MIRParser.cpp
- contrib/llvm/lib/CodeGen/MIRPrinter.cpp
- contrib/llvm/lib/CodeGen/MachineFunction.cpp
- contrib/llvm/lib/CodeGen/MachineRegisterInfo.cpp
- contrib/llvm/lib/CodeGen/MachineVerifier.cpp
- contrib/llvm/lib/CodeGen/RegAllocFast.cpp, line 209
- contrib/llvm/lib/CodeGen/RegAllocPBQP.cpp
- contrib/llvm/lib/CodeGen/RegisterScavenging.cpp
- contrib/llvm/lib/CodeGen/RenameIndependentSubregs.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h, line 86
- contrib/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
- contrib/llvm/lib/CodeGen/SplitKit.cpp
- contrib/llvm/lib/CodeGen/TailDuplicator.cpp
- contrib/llvm/lib/Target/AArch64/AArch64CallLowering.cpp
- contrib/llvm/lib/Target/AArch64/AArch64CallLowering.h, line 38
- contrib/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
- contrib/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
- contrib/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp
- contrib/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp
- contrib/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.h, line 38
- contrib/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp
- contrib/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp
- contrib/llvm/lib/Target/AMDGPU/SIISelLowering.cpp
- contrib/llvm/lib/Target/ARC/ARCISelLowering.cpp
- contrib/llvm/lib/Target/ARM/ARMCallLowering.cpp
- contrib/llvm/lib/Target/ARM/ARMCallLowering.h
- contrib/llvm/lib/Target/ARM/ARMISelLowering.cpp
- contrib/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp
- contrib/llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp
- contrib/llvm/lib/Target/BPF/BPFISelLowering.cpp
- contrib/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
- contrib/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp
- contrib/llvm/lib/Target/Lanai/LanaiISelLowering.cpp
- contrib/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp
- contrib/llvm/lib/Target/Mips/MipsFastISel.cpp
- contrib/llvm/lib/Target/Mips/MipsISelLowering.cpp
- contrib/llvm/lib/Target/NVPTX/InstPrinter/NVPTXInstPrinter.cpp
- contrib/llvm/lib/Target/Nios2/Nios2ISelLowering.cpp
- contrib/llvm/lib/Target/PowerPC/PPCISelLowering.cpp
- contrib/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
- contrib/llvm/lib/Target/PowerPC/PPCMachineFunctionInfo.cpp
- contrib/llvm/lib/Target/PowerPC/PPCMachineFunctionInfo.h
- contrib/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
- contrib/llvm/lib/Target/Sparc/SparcISelLowering.cpp
- contrib/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyAsmPrinter.cpp
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyFastISel.cpp
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyMachineFunctionInfo.h
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyRegColoring.cpp
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyRegNumbering.cpp
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp
- contrib/llvm/lib/Target/X86/X86CallLowering.cpp
- contrib/llvm/lib/Target/X86/X86CallLowering.h, line 33
- contrib/llvm/lib/Target/X86/X86ISelLowering.cpp
- contrib/llvm/lib/Target/X86/X86OptimizeLEAs.cpp
- contrib/llvm/lib/Target/XCore/XCoreISelLowering.cpp
- contrib/llvm/tools/lldb/source/Plugins/Process/Utility/RegisterContextDarwin_arm64.h, line 86
- contrib/llvm/tools/lldb/source/Plugins/Process/Utility/RegisterContextPOSIX_arm64.h, line 78
- contrib/llvm/tools/lldb/source/Plugins/Process/Utility/RegisterInfoPOSIX_arm64.h, line 36