Defined in 1 files as a function:

• contrib/llvm/include/llvm/CodeGen/TargetRegisterInfo.h, line 391 (as a function)

Referenced in 21 files:

• contrib/llvm/lib/CodeGen/DetectDeadLanes.cpp
  • line 258
  • line 319
  • line 326
  • line 330
  • line 454
  • line 462
• contrib/llvm/lib/CodeGen/LiveInterval.cpp, line 932
• contrib/llvm/lib/CodeGen/LiveIntervals.cpp
  • line 530
  • line 754
  • line 967
  • line 1336
  • line 1442
• contrib/llvm/lib/CodeGen/LivePhysRegs.cpp, line 165
• contrib/llvm/lib/CodeGen/LiveRangeCalc.cpp
  • line 89
  • line 179
• contrib/llvm/lib/CodeGen/LiveRangeEdit.cpp, line 247
• contrib/llvm/lib/CodeGen/MachineVerifier.cpp
  • line 1391
  • line 1492
  • line 1835
  • line 1967
• contrib/llvm/lib/CodeGen/PeepholeOptimizer.cpp
  • line 1959
  • line 1960
• contrib/llvm/lib/CodeGen/RegisterCoalescer.cpp
  • line 1265
  • line 1370
  • line 1391
  • line 1410
  • line 1445
  • line 2184
  • line 2267
  • line 2455
  • line 2578
  • line 3010
  • line 3028
• contrib/llvm/lib/CodeGen/RegisterPressure.cpp
  • line 540
  • line 1213
• contrib/llvm/lib/CodeGen/RenameIndependentSubregs.cpp
  • line 183
  • line 226
• contrib/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp, line 359
• contrib/llvm/lib/CodeGen/SplitKit.cpp
  • line 445
  • line 530
  • line 566
  • line 594
  • line 599
  • line 621
  • line 1372
• contrib/llvm/lib/CodeGen/VirtRegMap.cpp, line 367
• contrib/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp
  • line 202
  • line 212
• contrib/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp, line 1300
• contrib/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp, line 247
• contrib/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp, line 290
• contrib/llvm/lib/Target/Hexagon/RDFCopy.cpp, line 127
• contrib/llvm/lib/Target/Hexagon/RDFLiveness.cpp, line 868
• contrib/llvm/lib/Target/Hexagon/RDFRegisters.cpp, line 183