Defined in 1 files as a prototype:

• contrib/llvm/include/llvm/CodeGen/MachineOperand.h, line 412 (as a prototype)

Defined in 6 files as a function:

• contrib/llvm/include/llvm/CodeGen/ScheduleDAG.h, line 229 (as a function)
• contrib/llvm/include/llvm/MC/MCInst.h, line 71 (as a function)
• contrib/llvm/lib/CodeGen/MachineOperand.cpp, line 49 (as a function)
• contrib/llvm/lib/Target/AArch64/AArch64FastISel.cpp, line 110 (as a function)
• contrib/llvm/lib/Target/Mips/MipsFastISel.cpp, line 107 (as a function)
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyFastISel.cpp, line 73 (as a function)

Referenced in 96 files:

• contrib/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp, line 969
• contrib/llvm/lib/CodeGen/AntiDepBreaker.h, line 63
• contrib/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp, line 657
• contrib/llvm/lib/CodeGen/EarlyIfConversion.cpp, line 502
• contrib/llvm/lib/CodeGen/ExecutionDepsFix.cpp
  • line 316
  • line 341
• contrib/llvm/lib/CodeGen/GlobalISel/InstructionSelector.cpp, line 79
• contrib/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp, line 752
• contrib/llvm/lib/CodeGen/GlobalISel/Localizer.cpp
  • line 111
  • line 119
• contrib/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp, line 435
• contrib/llvm/lib/CodeGen/InlineSpiller.cpp
  • line 591
  • line 1002
• contrib/llvm/lib/CodeGen/LiveDebugVariables.cpp, line 1067
• contrib/llvm/lib/CodeGen/LiveInterval.cpp, line 1327
• contrib/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp, line 451
• contrib/llvm/lib/CodeGen/MachineCSE.cpp, line 185
• contrib/llvm/lib/CodeGen/MachineOperand.cpp
  • line 73
  • line 88
• contrib/llvm/lib/CodeGen/MachinePipeliner.cpp
  • line 2488
  • line 3174
  • line 3190
  • line 3331
  • line 3414
  • line 3896
• contrib/llvm/lib/CodeGen/MachineRegisterInfo.cpp
  • line 354
  • line 508
• contrib/llvm/lib/CodeGen/MachineSSAUpdater.cpp, line 234
• contrib/llvm/lib/CodeGen/PeepholeOptimizer.cpp
  • line 594
  • line 856
  • line 946
  • line 993
  • line 1073
• contrib/llvm/lib/CodeGen/RegAllocFast.cpp
  • line 701
  • line 707
  • line 904
• contrib/llvm/lib/CodeGen/RegisterCoalescer.cpp
  • line 787
  • line 800
  • line 1338
• contrib/llvm/lib/CodeGen/RenameIndependentSubregs.cpp, line 245
• contrib/llvm/lib/CodeGen/SplitKit.cpp
  • line 1318
  • line 1332
• contrib/llvm/lib/CodeGen/TailDuplicator.cpp
  • line 386
  • line 417
  • line 435
  • line 506
  • line 518
• contrib/llvm/lib/CodeGen/TargetInstrInfo.cpp
  • line 201
  • line 204
  • line 205
  • line 313
• contrib/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp
  • line 1476
  • line 1591
  • line 1611
• contrib/llvm/lib/CodeGen/VirtRegMap.cpp, line 532
• contrib/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp
  • line 554
  • line 580
• contrib/llvm/lib/Target/AArch64/AArch64CallLowering.cpp, line 370
• contrib/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp, line 187
• contrib/llvm/lib/Target/AArch64/AArch64FalkorHWPFFix.cpp
  • line 775
  • line 782
• contrib/llvm/lib/Target/AArch64/AArch64FastISel.cpp
  • line 886
  • line 943
  • line 1030
  • line 1063
  • line 1081
  • line 1107
  • line 3092
• contrib/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp
  • line 331
  • line 402
  • line 813
  • line 867
  • line 903
  • line 1031
  • line 1049
  • line 1051
  • line 1225
• contrib/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp, line 842
• contrib/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp
  • line 959
  • line 2235
• contrib/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
  • line 3032
  • line 3033
• contrib/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp
  • line 384
  • line 388
• contrib/llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp
  • line 178
  • line 182
• contrib/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp
  • line 103
  • line 109
• contrib/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp
  • line 950
  • line 953
  • line 977
  • line 979
  • line 981
  • line 983
  • line 991
  • line 1349
• contrib/llvm/lib/Target/AMDGPU/R600Packetizer.cpp, line 142
• contrib/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp
  • line 285
  • line 304
• contrib/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
  • line 1994
  • line 3293
  • line 3317
  • line 3452
  • line 3458
  • line 3613
  • line 3615
  • line 3901
• contrib/llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp, line 248
• contrib/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp, line 274
• contrib/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
  • line 514
  • line 1467
  • line 1468
  • line 2862
  • line 3001
• contrib/llvm/lib/Target/ARM/ARMCallLowering.cpp, line 522
• contrib/llvm/lib/Target/ARM/ARMConstantIslandPass.cpp, line 2221
• contrib/llvm/lib/Target/ARM/ARMISelLowering.cpp
  • line 8903
  • line 9448
• contrib/llvm/lib/Target/ARM/ARMInstructionSelector.cpp, line 713
• contrib/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp, line 1909
• contrib/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
  • line 671
  • line 673
• contrib/llvm/lib/Target/AVR/AVRFrameLowering.cpp, line 355
• contrib/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp
  • line 1406
  • line 1421
  • line 1437
  • line 1453
  • line 1769
  • line 1795
  • line 1800
  • line 1812
  • line 1817
  • line 1829
  • line 1834
  • line 1849
  • line 1854
  • line 1872
  • line 1877
  • line 1913
• contrib/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp
  • line 541
  • line 552
• contrib/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp
  • line 384
  • line 395
  • line 407
  • line 419
  • line 543
  • line 555
  • line 569
  • line 602
• contrib/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp
  • line 366
  • line 382
  • line 401
  • line 1934
• contrib/llvm/lib/Target/Hexagon/HexagonConstPropagation.cpp, line 3110
• contrib/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp, line 918
• contrib/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp
  • line 2252
  • line 2254
• contrib/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp
  • line 1105
  • line 1594
  • line 1794
  • line 1795
  • line 1838
• contrib/llvm/lib/Target/Hexagon/HexagonPeephole.cpp, line 250
• contrib/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp
  • line 1064
  • line 1067
  • line 1097
• contrib/llvm/lib/Target/Hexagon/RDFCopy.cpp, line 180
• contrib/llvm/lib/Target/Lanai/Disassembler/LanaiDisassembler.cpp, line 112
• contrib/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp
  • line 117
  • line 118
• contrib/llvm/lib/Target/Mips/MipsFastISel.cpp
  • line 540
  • line 587
  • line 1239
  • line 2082
• contrib/llvm/lib/Target/Mips/MipsOptimizePICCall.cpp
  • line 160
  • line 251
• contrib/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp, line 132
• contrib/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp
  • line 532
  • line 535
  • line 538
  • line 541
• contrib/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
  • line 429
  • line 432
  • line 433
  • line 1355
• contrib/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp
  • line 367
  • line 368
  • line 389
  • line 459
  • line 501
  • line 561
  • line 605
  • line 1226
  • line 1227
  • line 1241
  • line 1253
  • line 1257
• contrib/llvm/lib/Target/PowerPC/PPCMachineBasicBlockUtils.h, line 179
• contrib/llvm/lib/Target/PowerPC/PPCQPXLoadSplat.cpp, line 114
• contrib/llvm/lib/Target/PowerPC/PPCVSXCopy.cpp
  • line 119
  • line 138
• contrib/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp
  • line 246
  • line 247
  • line 248
  • line 265
  • line 270
• contrib/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp
  • line 872
  • line 873
  • line 893
• contrib/llvm/lib/Target/Sparc/DelaySlotFiller.cpp
  • line 397
  • line 436
  • line 470
  • line 471
• contrib/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp
  • line 190
  • line 203
• contrib/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp
  • line 92
  • line 93
  • line 176
• contrib/llvm/lib/Target/SystemZ/SystemZShortenInst.cpp
  • line 96
  • line 101
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyExplicitLocals.cpp
  • line 240
  • line 283
  • line 332
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyFastISel.cpp
  • line 281
  • line 368
  • line 384
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyPeephole.cpp
  • line 65
  • line 105
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp
  • line 485
  • line 486
  • line 518
  • line 587
  • line 588
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp, line 90
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyStoreResults.cpp, line 113
• contrib/llvm/lib/Target/X86/X86CallLowering.cpp, line 403
• contrib/llvm/lib/Target/X86/X86CmovConversion.cpp, line 797
• contrib/llvm/lib/Target/X86/X86FastISel.cpp, line 3963
• contrib/llvm/lib/Target/X86/X86FloatingPoint.cpp
  • line 1385
  • line 1412
  • line 1625
  • line 1628
• contrib/llvm/lib/Target/X86/X86InstrBuilder.h
  • line 136
  • line 138
  • line 140
• contrib/llvm/lib/Target/X86/X86InstrInfo.cpp
  • line 7624
  • line 7704
  • line 7727
  • line 7763
  • line 7780
  • line 7790
  • line 8416
• contrib/llvm/lib/Target/X86/X86InstructionSelector.cpp, line 252
• contrib/llvm/lib/Target/X86/X86OptimizeLEAs.cpp, line 638
• contrib/llvm/projects/libunwind/src/libunwind.cpp, line 186