DefIdx identifier - Freebsd-lockdoc source code (lockdoc-v12.0-0.3) - Bootlin

Training courses

Kernel and Embedded Linux

Bootlin training courses

Embedded Linux, kernel,

Yocto Project, Buildroot, real-time,

graphics, boot time, debugging...

Elixir Cross Referencer

Defined in 2 files as a member:

Referenced in 41 files:

contrib/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h
- line 206
- line 207
- line 208
- line 226
- line 226
- line 226
- line 228
- line 232
contrib/llvm/include/llvm/CodeGen/MachineInstr.h, line 1270
contrib/llvm/include/llvm/CodeGen/TargetInstrInfo.h
- line 464
- line 482
- line 502
- line 1046
- line 1060
- line 1074
- line 1348
- line 1360
- line 1393
- line 1403
contrib/llvm/include/llvm/MC/MCInstrItineraries.h
- line 182
- line 186
- line 188
- line 196
- line 203
- line 208
- line 218
contrib/llvm/include/llvm/MC/MCSubtargetInfo.h
- line 130
- line 131
- line 134
contrib/llvm/lib/CodeGen/GlobalISel/Utils.cpp
- line 127
- line 128
- line 128
- line 129
contrib/llvm/lib/CodeGen/InlineSpiller.cpp
- line 576
- line 581
- line 584
- line 585
- line 586
contrib/llvm/lib/CodeGen/LiveRangeCalc.cpp
- line 68
- line 72
- line 199
- line 202
- line 205
contrib/llvm/lib/CodeGen/LiveRangeEdit.cpp
- line 150
- line 152
- line 159
contrib/llvm/lib/CodeGen/MIRParser/MIParser.cpp
- line 1204
- line 1205
- line 1208
- line 1210
- line 1215
- line 1215
- line 1219
- line 1221
- line 1224
contrib/llvm/lib/CodeGen/MachineCombiner.cpp
- line 187
- line 189
contrib/llvm/lib/CodeGen/MachineInstr.cpp
- line 281
- line 282
- line 283
- line 831
- line 832
- line 833
- line 1036
- line 1037
- line 1044
- line 1045
contrib/llvm/lib/CodeGen/MachineLICM.cpp
- line 196
- line 1094
- line 1112
contrib/llvm/lib/CodeGen/MachineVerifier.cpp
- line 266
- line 1283
- line 1285
- line 1286
- line 1503
- line 1505
- line 1507
- line 1514
- line 1522
- line 1526
- line 1677
- line 1678
- line 1678
- line 1683
- line 1693
contrib/llvm/lib/CodeGen/PeepholeOptimizer.cpp
- line 424
- line 1814
- line 1835
- line 1842
- line 1874
- line 1897
- line 1923
- line 1936
- line 1952
- line 1989
- line 2048
- line 2049
- line 2051
- line 2098
contrib/llvm/lib/CodeGen/RegisterCoalescer.cpp
- line 764
- line 765
- line 767
- line 873
- line 874
- line 877
- line 878
- line 881
contrib/llvm/lib/CodeGen/RenameIndependentSubregs.cpp
- line 335
- line 336
contrib/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp
- line 1123
- line 1126
contrib/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
- line 553
- line 559
- line 567
- line 567
- line 568
- line 570
- line 571
- line 633
- line 637
contrib/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.h, line 160
contrib/llvm/lib/CodeGen/TargetInstrInfo.cpp
- line 1030
- line 1040
- line 1042
- line 1104
- line 1110
- line 1118
- line 1123
- line 1143
- line 1149
- line 1153
- line 1170
- line 1176
- line 1180
- line 1195
- line 1201
- line 1205
contrib/llvm/lib/CodeGen/TargetRegisterInfo.cpp
- line 361
- line 364
contrib/llvm/lib/CodeGen/TargetSchedule.cpp
- line 159
- line 163
- line 165
- line 219
- line 220
- line 223
- line 245
contrib/llvm/lib/MC/MCDisassembler/Disassembler.cpp
- line 213
- line 214
- line 214
- line 217
contrib/llvm/lib/MC/MCSchedule.cpp
- line 44
- line 45
- line 45
- line 48
contrib/llvm/lib/Target/AArch64/AArch64CollectLOH.cpp
- line 521
- line 523
- line 524
contrib/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
- line 1613
- line 1634
- line 1640
- line 1641
- line 1643
- line 1650
contrib/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
- line 3542
- line 3543
- line 3546
- line 3599
- line 3600
- line 3603
- line 3702
- line 3708
- line 3709
- line 3718
- line 3727
- line 3748
- line 3802
- line 3813
- line 3830
- line 4046
- line 4053
- line 4060
- line 4076
- line 4082
- line 4122
- line 4142
- line 4156
- line 4169
- line 4201
- line 4488
- line 4499
- line 4508
- line 4516
- line 5016
- line 5018
- line 5043
- line 5045
- line 5059
- line 5066
- line 5068
contrib/llvm/lib/Target/ARM/ARMBaseInstrInfo.h
- line 60
- line 73
- line 89
- line 316
- line 320
- line 350
- line 354
- line 365
- line 370
- line 387
- line 392
contrib/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
- line 4184
- line 4188
- line 4189
- line 4275
contrib/llvm/lib/Target/ARM/ARMISelLowering.cpp
- line 9583
- line 9584
- line 9585
contrib/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp
- line 4052
- line 4058
- line 4065
- line 4083
contrib/llvm/lib/Target/Hexagon/HexagonInstrInfo.h, line 319
contrib/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp
- line 426
- line 430
- line 432
- line 439
contrib/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
- line 178
- line 181
- line 187
contrib/llvm/lib/Target/PowerPC/PPCInstrInfo.h
- line 218
- line 222
- line 224
- line 230
contrib/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp
- line 624
- line 625
- line 629
- line 705
- line 707
- line 707
- line 708
- line 714
- line 781
- line 782
contrib/llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp
- line 205
- line 209
- line 210
- line 296
contrib/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp
- line 609
- line 615
- line 616
contrib/llvm/lib/Target/X86/X86InstrInfo.cpp, line 7081
contrib/llvm/lib/Target/X86/X86InstrInfo.h, line 496