Defined in 1 files as a prototype:

• contrib/llvm/include/llvm/CodeGen/MachineDominators.h, line 82 (as a prototype)

Defined in 1 files as a function:

• contrib/llvm/lib/CodeGen/MachineDominators.cpp, line 57 (as a function)

Referenced in 82 files:

• contrib/llvm/include/llvm/CodeGen/AsmPrinter.h
  • line 53
  • line 103
  • line 173
• contrib/llvm/include/llvm/CodeGen/LazyMachineBlockFrequencyInfo.h, line 47
• contrib/llvm/include/llvm/CodeGen/LiveIntervals.h
  • line 47
  • line 62
• contrib/llvm/include/llvm/CodeGen/MachineDominators.h
  • line 282
  • line 284
• contrib/llvm/include/llvm/CodeGen/MachinePipeliner.h
  • line 62
  • line 93
• contrib/llvm/include/llvm/CodeGen/MachineRegionInfo.h
  • line 37
  • line 65
  • line 82
• contrib/llvm/include/llvm/CodeGen/MachineScheduler.h
  • line 106
  • line 122
• contrib/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp
  • line 1053
  • line 1055
• contrib/llvm/lib/CodeGen/EarlyIfConversion.cpp
  • line 602
  • line 630
  • line 637
  • line 638
  • line 808
• contrib/llvm/lib/CodeGen/InlineSpiller.cpp
  • line 87
  • line 141
  • line 160
  • line 197
• contrib/llvm/lib/CodeGen/LazyMachineBlockFrequencyInfo.cpp
  • line 66
  • line 77
• contrib/llvm/lib/CodeGen/LiveDebugVariables.cpp
  • line 79
  • line 85
• contrib/llvm/lib/CodeGen/LiveIntervals.cpp
  • line 66
  • line 133
• contrib/llvm/lib/CodeGen/LiveRangeCalc.cpp, line 54
• contrib/llvm/lib/CodeGen/LiveRangeCalc.h
  • line 39
  • line 49
  • line 196
• contrib/llvm/lib/CodeGen/MachineBasicBlock.cpp
  • line 1072
  • line 1073
• contrib/llvm/lib/CodeGen/MachineCSE.cpp
  • line 65
  • line 82
  • line 83
  • line 138
  • line 753
• contrib/llvm/lib/CodeGen/MachineCombiner.cpp, line 130
• contrib/llvm/lib/CodeGen/MachineDominanceFrontier.cpp
  • line 28
  • line 42
  • line 52
• contrib/llvm/lib/CodeGen/MachineDominators.cpp
  • line 37
  • line 39
  • line 42
  • line 44
  • line 49
  • line 62
  • line 67
  • line 85
  • line 90
• contrib/llvm/lib/CodeGen/MachineLICM.cpp
  • line 106
  • line 154
  • line 157
  • line 280
  • line 288
  • line 339
• contrib/llvm/lib/CodeGen/MachineLoopInfo.cpp
  • line 33
  • line 41
  • line 47
• contrib/llvm/lib/CodeGen/MachinePipeliner.cpp
  • line 165
  • line 185
• contrib/llvm/lib/CodeGen/MachineRegionInfo.cpp
  • line 39
  • line 60
  • line 87
  • line 112
  • line 133
• contrib/llvm/lib/CodeGen/MachineScheduler.cpp, line 374
• contrib/llvm/lib/CodeGen/MachineSink.cpp
  • line 88
  • line 121
  • line 125
  • line 188
  • line 304
• contrib/llvm/lib/CodeGen/PHIElimination.cpp, line 141
• contrib/llvm/lib/CodeGen/PeepholeOptimizer.cpp
  • line 158
  • line 176
  • line 177
  • line 444
  • line 1609
• contrib/llvm/lib/CodeGen/PostRASchedulerList.cpp
  • line 92
  • line 93
• contrib/llvm/lib/CodeGen/PrologEpilogInserter.cpp
  • line 148
  • line 164
• contrib/llvm/lib/CodeGen/RegAllocBasic.cpp, line 138
• contrib/llvm/lib/CodeGen/RegAllocGreedy.cpp
  • line 170
  • line 568
  • line 615
  • line 616
  • line 3217
• contrib/llvm/lib/CodeGen/RegAllocPBQP.cpp
  • line 549
  • line 550
• contrib/llvm/lib/CodeGen/ShrinkWrap.cpp
  • line 113
  • line 190
  • line 227
  • line 254
• contrib/llvm/lib/CodeGen/SplitKit.cpp, line 368
• contrib/llvm/lib/CodeGen/SplitKit.h
  • line 41
  • line 264
  • line 447
• contrib/llvm/lib/CodeGen/UnreachableBlockElim.cpp
  • line 129
  • line 138
  • line 138
• contrib/llvm/lib/CodeGen/XRayInstrumentation.cpp
  • line 56
  • line 163
  • line 164
• contrib/llvm/lib/Target/AArch64/AArch64CleanupLocalDynamicTLSPass.cpp
  • line 54
  • line 54
  • line 138
• contrib/llvm/lib/Target/AArch64/AArch64ConditionOptimizer.cpp
  • line 96
  • line 129
  • line 138
  • line 139
  • line 336
• contrib/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp
  • line 770
  • line 801
  • line 812
  • line 813
  • line 939
• contrib/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp
  • line 140
  • line 163
  • line 174
  • line 1673
• contrib/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp
  • line 132
  • line 133
• contrib/llvm/lib/Target/AMDGPU/R600Packetizer.cpp
  • line 44
  • line 45
• contrib/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp
  • line 112
  • line 124
  • line 125
  • line 135
  • line 425
  • line 449
  • line 575
• contrib/llvm/lib/Target/AMDGPU/SIFixWWMLiveness.cpp
  • line 95
  • line 142
  • line 168
• contrib/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
  • line 3774
  • line 3882
  • line 4161
  • line 4437
  • line 4679
  • line 4748
  • line 4812
• contrib/llvm/lib/Target/AMDGPU/SIInstrInfo.h
  • line 40
  • line 84
  • line 104
  • line 108
  • line 111
  • line 825
  • line 830
• contrib/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp
  • line 55
  • line 74
  • line 245
  • line 270
  • line 401
  • line 441
• contrib/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp, line 1611
• contrib/llvm/lib/Target/ARC/ARCBranchFinalize.cpp, line 64
• contrib/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp
  • line 194
  • line 195
  • line 232
  • line 260
  • line 956
  • line 970
  • line 1743
  • line 1786
  • line 2770
• contrib/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp
  • line 218
  • line 219
  • line 383
  • line 570
  • line 1956
• contrib/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp
  • line 166
  • line 167
  • line 218
  • line 1057
• contrib/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp
  • line 157
  • line 158
  • line 167
  • line 254
  • line 1257
• contrib/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp, line 407
• contrib/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp
  • line 515
  • line 516
  • line 569
  • line 1520
  • line 1631
• contrib/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp
  • line 93
  • line 94
  • line 130
• contrib/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp
  • line 104
  • line 121
  • line 369
  • line 387
• contrib/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp
  • line 71
  • line 85
  • line 121
  • line 788
• contrib/llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp
  • line 61
  • line 81
  • line 107
  • line 292
• contrib/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
  • line 98
  • line 100
  • line 125
• contrib/llvm/lib/Target/Hexagon/RDFCopy.h
  • line 23
  • line 44
• contrib/llvm/lib/Target/Hexagon/RDFGraph.cpp, line 671
• contrib/llvm/lib/Target/Hexagon/RDFGraph.h
  • line 251
  • line 647
  • line 666
  • line 874
• contrib/llvm/lib/Target/Hexagon/RDFLiveness.h
  • line 28
  • line 104
• contrib/llvm/lib/Target/Mips/MipsOptimizePICCall.cpp
  • line 88
  • line 203
  • line 203
• contrib/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp
  • line 153
  • line 173
  • line 203
  • line 222
• contrib/llvm/lib/Target/PowerPC/PPCCTRLoops.cpp
  • line 150
  • line 157
  • line 177
  • line 777
• contrib/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp
  • line 85
  • line 102
  • line 103
  • line 120
• contrib/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp
  • line 404
  • line 706
• contrib/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp
  • line 378
  • line 379
  • line 389
• contrib/llvm/lib/Target/SystemZ/SystemZLDCleanup.cpp
  • line 62
  • line 79
  • line 79
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyCFGSort.cpp
  • line 111
  • line 112
  • line 233
  • line 402
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyCFGStackify.cpp
  • line 50
  • line 212
  • line 426
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyExceptionInfo.cpp
  • line 30
  • line 40
  • line 47
  • line 95
  • line 101
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyExceptionInfo.h
  • line 24
  • line 124
  • line 140
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyFixIrreducibleControlFlow.cpp
  • line 362
  • line 363
  • line 423
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyMemIntrinsicResults.cpp
  • line 60
  • line 61
  • line 88
  • line 152
  • line 185
  • line 185
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp
  • line 53
  • line 59
  • line 289
  • line 392
  • line 770
  • line 770
• contrib/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp
  • line 104
  • line 156
  • line 354
• contrib/llvm/lib/Target/X86/X86InstrInfo.cpp
  • line 7530
  • line 7530
  • line 7620