Defined in 1 files as a enum:
Referenced in 100 files:
- contrib/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h
- contrib/llvm/include/llvm/CodeGen/MachineInstrBuilder.h
- contrib/llvm/lib/CodeGen/IfConversion.cpp
- contrib/llvm/lib/CodeGen/MIRParser/MIParser.cpp
- contrib/llvm/lib/CodeGen/MachineBasicBlock.cpp, line 509
- contrib/llvm/lib/CodeGen/MachineInstr.cpp
- contrib/llvm/lib/CodeGen/RegAllocFast.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp, line 1188
- contrib/llvm/lib/CodeGen/SplitKit.cpp, line 519
- contrib/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp, line 1841
- contrib/llvm/lib/Target/AArch64/AArch64CallLowering.cpp
- contrib/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp
- contrib/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp
- contrib/llvm/lib/Target/AArch64/AArch64FastISel.cpp
- contrib/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp
- contrib/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
- contrib/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp, line 855
- contrib/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp
- contrib/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp, line 1771
- contrib/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp
- contrib/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp
- contrib/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp, line 169
- contrib/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp, line 228
- contrib/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp
- contrib/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp
- contrib/llvm/lib/Target/AMDGPU/SIISelLowering.cpp
- contrib/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp
- contrib/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
- contrib/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
- contrib/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp
- contrib/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp
- contrib/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
- contrib/llvm/lib/Target/ARC/ARCFrameLowering.cpp
- contrib/llvm/lib/Target/ARC/ARCInstrInfo.cpp, line 331
- contrib/llvm/lib/Target/ARC/ARCRegisterInfo.cpp
- contrib/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
- contrib/llvm/lib/Target/ARM/ARMCallLowering.cpp
- contrib/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp
- contrib/llvm/lib/Target/ARM/ARMFastISel.cpp
- contrib/llvm/lib/Target/ARM/ARMFrameLowering.cpp
- contrib/llvm/lib/Target/ARM/ARMISelLowering.cpp
- contrib/llvm/lib/Target/ARM/ARMInstrInfo.cpp, line 133
- contrib/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp
- contrib/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp
- contrib/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp
- contrib/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp
- contrib/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp
- contrib/llvm/lib/Target/AVR/AVRExpandPseudoInsts.cpp
- contrib/llvm/lib/Target/AVR/AVRFrameLowering.cpp
- contrib/llvm/lib/Target/AVR/AVRRegisterInfo.cpp
- contrib/llvm/lib/Target/AVR/AVRRelaxMemOperations.cpp, line 105
- contrib/llvm/lib/Target/BPF/BPFISelLowering.cpp
- contrib/llvm/lib/Target/BPF/BPFInstrInfo.cpp
- contrib/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp
- contrib/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp
- contrib/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp
- contrib/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp
- contrib/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp, line 463
- contrib/llvm/lib/Target/MSP430/MSP430FrameLowering.cpp
- contrib/llvm/lib/Target/Mips/Mips16InstrInfo.cpp
- contrib/llvm/lib/Target/Mips/MipsCallLowering.cpp
- contrib/llvm/lib/Target/Mips/MipsExpandPseudo.cpp
- contrib/llvm/lib/Target/Mips/MipsFastISel.cpp
- contrib/llvm/lib/Target/Mips/MipsISelLowering.cpp
- contrib/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp
- contrib/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp
- contrib/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp
- contrib/llvm/lib/Target/Mips/MipsSERegisterInfo.cpp, line 251
- contrib/llvm/lib/Target/PowerPC/PPCFastISel.cpp
- contrib/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp
- contrib/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp, line 425
- contrib/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
- contrib/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp
- contrib/llvm/lib/Target/RISCV/RISCVFrameLowering.cpp, line 81
- contrib/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
- contrib/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp, line 101
- contrib/llvm/lib/Target/SystemZ/SystemZElimCompare.cpp
- contrib/llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp
- contrib/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp
- contrib/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp
- contrib/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp, line 248
- contrib/llvm/lib/Target/SystemZ/SystemZShortenInst.cpp
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyFastISel.cpp, line 853
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp, line 79
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp, line 604
- contrib/llvm/lib/Target/X86/ShadowCallStack.cpp
- contrib/llvm/lib/Target/X86/X86CallLowering.cpp
- contrib/llvm/lib/Target/X86/X86ExpandPseudo.cpp
- contrib/llvm/lib/Target/X86/X86FastISel.cpp
- contrib/llvm/lib/Target/X86/X86FixupBWInsts.cpp
- contrib/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp, line 829
- contrib/llvm/lib/Target/X86/X86FrameLowering.cpp
- contrib/llvm/lib/Target/X86/X86ISelLowering.cpp
- contrib/llvm/lib/Target/X86/X86InstrInfo.cpp
- contrib/llvm/lib/Target/X86/X86InstructionSelector.cpp
- contrib/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp
- contrib/llvm/lib/Target/X86/X86WinAllocaExpander.cpp
- contrib/llvm/lib/Target/XCore/XCoreFrameLowering.cpp, line 291
- contrib/llvm/lib/Target/XCore/XCoreRegisterInfo.cpp