Defined in 2 files as a member:
- contrib/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp, line 32 (as a member)
- contrib/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp, line 318 (as a member)
Referenced in 57 files:
- contrib/llvm/include/llvm/CodeGen/MachineTraceMetrics.h, line 316
- contrib/llvm/include/llvm/CodeGen/RegisterScavenging.h
- contrib/llvm/include/llvm/CodeGen/TargetInstrInfo.h
- contrib/llvm/include/llvm/CodeGen/TargetRegisterInfo.h, line 943
- contrib/llvm/include/llvm/CodeGen/TargetSchedule.h, line 172
- contrib/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp
- contrib/llvm/lib/CodeGen/DetectDeadLanes.cpp
- contrib/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp
- contrib/llvm/lib/CodeGen/InlineSpiller.cpp
- contrib/llvm/lib/CodeGen/LiveIntervals.cpp
- contrib/llvm/lib/CodeGen/LiveRangeEdit.cpp
- contrib/llvm/lib/CodeGen/MachineCSE.cpp
- contrib/llvm/lib/CodeGen/MachineLICM.cpp
- contrib/llvm/lib/CodeGen/MachinePipeliner.cpp
- contrib/llvm/lib/CodeGen/MachineRegisterInfo.cpp
- contrib/llvm/lib/CodeGen/MachineSSAUpdater.cpp
- contrib/llvm/lib/CodeGen/MachineTraceMetrics.cpp
- line 651
- line 655
- line 659
- line 660
- line 673
- line 681
- line 688
- line 688
- line 689
- line 690
- line 691
- line 700
- line 707
- line 708
- line 720
- line 730
- line 743
- line 746
- line 783
- line 787
- line 788
- line 789
- line 790
- line 805
- line 809
- line 815
- line 817
- line 822
- line 824
- line 884
- line 885
- line 953
- line 959
- line 1279
- line 1280
- line 1284
- contrib/llvm/lib/CodeGen/OptimizePHIs.cpp
- contrib/llvm/lib/CodeGen/PeepholeOptimizer.cpp
- contrib/llvm/lib/CodeGen/RegAllocFast.cpp
- contrib/llvm/lib/CodeGen/RegisterCoalescer.cpp
- contrib/llvm/lib/CodeGen/RegisterScavenging.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
- contrib/llvm/lib/CodeGen/TailDuplicator.cpp
- contrib/llvm/lib/CodeGen/TargetInstrInfo.cpp
- contrib/llvm/lib/CodeGen/TargetSchedule.cpp
- contrib/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp
- contrib/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp
- contrib/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp
- contrib/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp
- contrib/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp
- line 46
- line 93
- line 133
- line 136
- line 139
- line 170
- line 269
- line 389
- line 393
- line 395
- line 419
- line 420
- line 421
- line 441
- line 442
- line 448
- line 460
- line 464
- line 477
- line 478
- line 480
- line 481
- line 482
- line 483
- line 484
- line 485
- line 486
- line 487
- line 488
- line 489
- line 494
- line 505
- line 539
- line 545
- line 802
- line 814
- line 815
- line 841
- line 842
- line 852
- line 853
- line 864
- line 866
- line 888
- line 889
- line 892
- contrib/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
- line 1995
- line 2019
- line 2021
- line 2023
- line 2024
- line 2025
- line 2025
- line 2033
- line 2039
- line 2042
- line 2046
- line 2047
- line 2066
- line 2068
- line 2079
- line 2084
- line 2085
- line 2123
- line 2139
- line 2141
- line 2146
- line 2153
- line 2154
- line 3614
- line 3622
- line 3622
- line 3622
- line 3631
- line 3631
- line 3631
- line 3638
- line 3638
- line 3638
- line 4956
- line 4957
- line 4958
- line 4962
- contrib/llvm/lib/Target/AMDGPU/SIInstrInfo.h
- contrib/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
- contrib/llvm/lib/Target/ARM/ARMBaseInstrInfo.h
- contrib/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp
- contrib/llvm/lib/Target/ARM/MLxExpansionPass.cpp
- contrib/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp
- contrib/llvm/lib/Target/ARM/ThumbRegisterInfo.h, line 57
- contrib/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp
- contrib/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp
- contrib/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp
- contrib/llvm/lib/Target/Hexagon/HexagonInstrInfo.h, line 320
- contrib/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp
- line 92
- line 96
- line 187
- line 191
- line 194
- line 196
- line 197
- line 201
- line 202
- line 205
- line 314
- line 318
- line 399
- line 400
- line 401
- line 402
- line 412
- line 416
- line 418
- line 419
- line 420
- line 421
- line 622
- line 623
- line 624
- line 625
- line 626
- line 628
- line 630
- line 634
- line 636
- line 638
- line 641
- line 645
- line 652
- line 654
- line 660
- line 662
- line 668
- line 672
- line 675
- line 677
- line 678
- line 679
- line 682
- line 749
- line 750
- line 751
- line 754
- line 756
- line 767
- line 768
- contrib/llvm/lib/Target/Mips/Mips16RegisterInfo.cpp
- contrib/llvm/lib/Target/Mips/Mips16RegisterInfo.h, line 34
- contrib/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
- contrib/llvm/lib/Target/PowerPC/PPCInstrInfo.h
- contrib/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp
- contrib/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp
- contrib/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp
- contrib/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp
- contrib/llvm/lib/Target/SystemZ/SystemZInstrInfo.h, line 217
- contrib/llvm/lib/Target/X86/X86DomainReassignment.cpp
- contrib/llvm/lib/Target/X86/X86InstrInfo.cpp, line 7082
- contrib/llvm/lib/Target/X86/X86InstrInfo.h, line 497
- contrib/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp