RegClass identifier - Freebsd-lockdoc source code (lockdoc-v12.0-0.4) - Bootlin

Training courses

Kernel and Embedded Linux

Bootlin training courses

Embedded Linux, kernel,

Yocto Project, Buildroot, real-time,

graphics, boot time, debugging...

Elixir Cross Referencer

Defined in 3 files as a member:

Referenced in 43 files:

contrib/llvm/include/llvm/CodeGen/GlobalISel/Utils.h, line 48
contrib/llvm/include/llvm/CodeGen/MachineRegisterInfo.h, line 716
contrib/llvm/include/llvm/CodeGen/RegisterClassInfo.h, line 75
contrib/llvm/include/llvm/CodeGen/RegisterScavenging.h
- line 163
- line 164
contrib/llvm/lib/CodeGen/GlobalISel/Utils.cpp
- line 35
- line 36
- line 37
- line 57
- line 66
- line 66
- line 67
- line 69
- line 85
contrib/llvm/lib/CodeGen/LiveIntervals.cpp
- line 1646
- line 1648
contrib/llvm/lib/CodeGen/MachineRegisterInfo.cpp
- line 159
- line 161
- line 162
- line 167
contrib/llvm/lib/CodeGen/RegisterClassInfo.cpp
- line 51
- line 93
contrib/llvm/lib/CodeGen/RenameIndependentSubregs.cpp
- line 134
- line 142
contrib/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
- line 2017
- line 2019
- line 2022
contrib/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
- line 308
- line 321
- line 330
- line 338
- line 343
contrib/llvm/lib/CodeGen/TargetInstrInfo.cpp
- line 51
- line 51
- line 53
- line 56
- line 60
contrib/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp, line 519
contrib/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
- line 11438
- line 11442
contrib/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
- line 324
- line 324
- line 325
- line 328
- line 418
- line 422
contrib/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp
- line 1932
- line 1933
- line 1934
- line 1999
- line 2000
- line 2059
- line 2060
- line 2061
- line 2174
- line 2176
- line 2312
- line 2313
- line 2449
- line 2450
contrib/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp, line 4944
contrib/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
- line 97
- line 98
- line 98
- line 344
contrib/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp
- line 518
- line 543
- line 549
contrib/llvm/lib/Target/AMDGPU/InstPrinter/AMDGPUInstPrinter.cpp, line 561
contrib/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp
- line 500
- line 516
contrib/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
- line 636
- line 637
- line 638
- line 639
- line 640
- line 646
- line 647
- line 648
- line 654
- line 659
- line 667
- line 668
- line 677
- line 2555
- line 2840
- line 2840
- line 2882
- line 2888
- line 3265
- line 3273
- line 3294
- line 3400
- line 3420
- line 3420
- line 4030
- line 5105
- line 5503
contrib/llvm/lib/Target/AMDGPU/SIInstrInfo.h
- line 741
- line 747
contrib/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp
- line 1170
- line 1171
contrib/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp, line 839
contrib/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
- line 2302
- line 2305
- line 2308
- line 2334
contrib/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
- line 1512
- line 1516
- line 1523
- line 1527
- line 1534
- line 1538
- line 1545
- line 1549
- line 1557
- line 1563
- line 1572
- line 1578
- line 1587
- line 1593
contrib/llvm/lib/Target/ARM/ARMISelLowering.cpp
- line 7911
- line 7915
contrib/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp
- line 168
- line 580
- line 586
contrib/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp, line 9148
contrib/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp, line 562
contrib/llvm/lib/Target/AVR/InstPrinter/AVRInstPrinter.cpp
- line 107
- line 108
- line 109
contrib/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp, line 458
contrib/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp, line 824
contrib/llvm/lib/Target/Hexagon/RDFRegisters.cpp
- line 37
- line 38
- line 40
- line 43
- line 67
- line 172
- line 233
- line 233
contrib/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp, line 3572
contrib/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
- line 1345
- line 1348
- line 1349
- line 1364
contrib/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp
- line 106
- line 107
- line 110
- line 113
- line 118
- line 123
- line 598
- line 599
- line 600
- line 603
contrib/llvm/lib/Target/X86/X86FrameLowering.cpp
- line 587
- line 589
- line 591
- line 593
- line 595
- line 597
- line 599
- line 601
- line 603
- line 605
- line 2691
- line 2694
contrib/llvm/lib/Target/X86/X86MCInstLower.cpp
- line 1599
- line 1600
- line 1602
- line 1603
- line 1605
contrib/llvm/utils/TableGen/CodeGenDAGPatterns.cpp
- line 2044
- line 2046
contrib/llvm/utils/TableGen/CodeGenRegisters.cpp
- line 1525
- line 1528
- line 1538
- line 1586
- line 1587
- line 1590
contrib/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp
- line 112
- line 132
- line 134
- line 136