Defined in 3 files as a struct:
- contrib/llvm/tools/lldb/source/Plugins/Process/Utility/RegisterContextDarwin_arm64.h, line 76 (as a struct)
- contrib/llvm/tools/lldb/source/Plugins/Process/Utility/RegisterContextPOSIX_arm64.h, line 68 (as a struct)
- contrib/llvm/tools/lldb/source/Plugins/Process/Utility/RegisterInfoPOSIX_arm64.h, line 30 (as a struct)
Defined in 4 files as a member:
- contrib/llvm/include/llvm/CodeGen/CallingConvLower.h, line 169 (as a member)
- contrib/llvm/include/llvm/CodeGen/RegAllocPBQP.h, line 260 (as a member)
- contrib/llvm/lib/CodeGen/MIRParser/MIParser.h, line 42 (as a member)
- contrib/llvm/lib/CodeGen/SelectionDAG/SDNodeDbgValue.h, line 47 (as a member)
Referenced in 73 files:
- contrib/llvm/include/llvm/CodeGen/CallingConvLower.h
- contrib/llvm/include/llvm/CodeGen/GlobalISel/Utils.h
- contrib/llvm/include/llvm/CodeGen/LiveRangeEdit.h, line 118
- contrib/llvm/include/llvm/CodeGen/MachineRegisterInfo.h
- contrib/llvm/include/llvm/CodeGen/RegAllocPBQP.h
- contrib/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h
- contrib/llvm/include/llvm/CodeGen/SelectionDAG.h, line 1261
- contrib/llvm/lib/CodeGen/CallingConvLower.cpp
- contrib/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp
- contrib/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp
- contrib/llvm/lib/CodeGen/GlobalISel/Utils.cpp
- contrib/llvm/lib/CodeGen/InlineSpiller.cpp
- contrib/llvm/lib/CodeGen/LiveIntervalUnion.cpp
- contrib/llvm/lib/CodeGen/LiveIntervals.cpp
- contrib/llvm/lib/CodeGen/LiveRangeEdit.cpp
- contrib/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp
- contrib/llvm/lib/CodeGen/MIRParser/MIParser.cpp
- contrib/llvm/lib/CodeGen/MIRParser/MIRParser.cpp
- contrib/llvm/lib/CodeGen/MIRPrinter.cpp
- contrib/llvm/lib/CodeGen/MachineFunction.cpp
- contrib/llvm/lib/CodeGen/MachineRegisterInfo.cpp
- contrib/llvm/lib/CodeGen/MachineVerifier.cpp
- contrib/llvm/lib/CodeGen/RegAllocPBQP.cpp
- contrib/llvm/lib/CodeGen/RegisterScavenging.cpp
- contrib/llvm/lib/CodeGen/RenameIndependentSubregs.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.h, line 86
- contrib/llvm/lib/CodeGen/SelectionDAG/SDNodeDbgValue.h
- contrib/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
- contrib/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
- contrib/llvm/lib/CodeGen/SplitKit.cpp
- contrib/llvm/lib/CodeGen/TailDuplicator.cpp
- contrib/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
- contrib/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
- contrib/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp
- contrib/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp
- contrib/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp
- contrib/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp
- contrib/llvm/lib/Target/AMDGPU/SIISelLowering.cpp
- contrib/llvm/lib/Target/ARC/ARCISelLowering.cpp
- contrib/llvm/lib/Target/ARM/ARMISelLowering.cpp
- contrib/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp
- contrib/llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp
- contrib/llvm/lib/Target/BPF/BPFISelLowering.cpp
- contrib/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
- contrib/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp
- contrib/llvm/lib/Target/Lanai/LanaiISelLowering.cpp
- contrib/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp
- contrib/llvm/lib/Target/Mips/MipsCallLowering.cpp
- contrib/llvm/lib/Target/Mips/MipsCallLowering.h, line 47
- contrib/llvm/lib/Target/Mips/MipsFastISel.cpp
- contrib/llvm/lib/Target/Mips/MipsISelLowering.cpp
- contrib/llvm/lib/Target/NVPTX/InstPrinter/NVPTXInstPrinter.cpp
- contrib/llvm/lib/Target/PowerPC/PPCISelLowering.cpp
- line 3601
- line 3602
- line 3603
- line 3605
- line 3620
- line 3621
- line 3622
- line 3624
- line 3807
- line 3808
- line 3809
- line 3842
- line 3843
- line 3844
- line 3866
- line 3867
- line 3879
- line 3880
- line 3881
- line 3904
- line 3907
- line 3912
- line 3916
- line 3925
- line 3926
- line 3927
- line 3967
- line 3968
- line 3997
- line 3998
- line 4052
- line 4053
- line 4216
- line 4218
- line 4220
- line 4221
- line 4239
- line 4241
- line 4243
- line 4246
- line 4266
- line 4267
- line 4284
- line 4285
- line 4311
- line 4314
- line 4316
- line 4318
- line 4334
- line 4335
- line 4406
- line 4409
- line 4411
- line 4413
- contrib/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
- contrib/llvm/lib/Target/PowerPC/PPCMachineFunctionInfo.cpp
- contrib/llvm/lib/Target/PowerPC/PPCMachineFunctionInfo.h
- contrib/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
- contrib/llvm/lib/Target/Sparc/SparcISelLowering.cpp
- contrib/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyFastISel.cpp
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyMachineFunctionInfo.h
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyRegColoring.cpp
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyRegNumbering.cpp
- contrib/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp
- contrib/llvm/lib/Target/X86/X86ISelLowering.cpp
- contrib/llvm/lib/Target/X86/X86OptimizeLEAs.cpp
- contrib/llvm/lib/Target/XCore/XCoreISelLowering.cpp
- contrib/llvm/tools/lldb/source/Plugins/Process/Utility/RegisterContextDarwin_arm64.h, line 82
- contrib/llvm/tools/lldb/source/Plugins/Process/Utility/RegisterContextPOSIX_arm64.h, line 74
- contrib/llvm/tools/lldb/source/Plugins/Process/Utility/RegisterInfoPOSIX_arm64.h, line 36