Defined in 2 files as a member:

• contrib/llvm/utils/TableGen/CodeGenDAGPatterns.cpp, line 3323 (as a member)
• contrib/llvm/utils/TableGen/CodeGenInstruction.h, line 251 (as a member)

Defined in 3 files as a function:

• contrib/llvm/include/llvm/CodeGen/MachineInstr.h, line 820 (as a function)
• contrib/llvm/include/llvm/MC/MCInstrDesc.h, line 405 (as a function)
• contrib/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.h, line 102 (as a function)

Referenced in 81 files:

• contrib/llvm/include/llvm/CodeGen/MachineInstr.h, line 831
• contrib/llvm/include/llvm/CodeGen/ScheduleDAG.h, line 391
• contrib/llvm/include/llvm/CodeGen/TargetInstrInfo.h
  • line 1547
  • line 1549
• contrib/llvm/lib/CodeGen/BranchFolding.cpp
  • line 498
  • line 867
• contrib/llvm/lib/CodeGen/ImplicitNullChecks.cpp
  • line 325
  • line 328
  • line 328
  • line 333
  • line 335
  • line 371
  • line 630
• contrib/llvm/lib/CodeGen/InlineSpiller.cpp, line 448
• contrib/llvm/lib/CodeGen/LiveRangeShrink.cpp, line 135
• contrib/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp
  • line 386
  • line 693
  • line 708
• contrib/llvm/lib/CodeGen/MachineCSE.cpp, line 383
• contrib/llvm/lib/CodeGen/MachineInstr.cpp
  • line 1154
  • line 1185
  • line 1185
  • line 1275
  • line 1363
• contrib/llvm/lib/CodeGen/MachineLICM.cpp
  • line 379
  • line 919
  • line 972
  • line 1447
• contrib/llvm/lib/CodeGen/MachinePipeliner.cpp
  • line 517
  • line 958
  • line 3065
• contrib/llvm/lib/CodeGen/MachineScheduler.cpp, line 1622
• contrib/llvm/lib/CodeGen/MachineVerifier.cpp
  • line 920
  • line 1441
• contrib/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp
  • line 878
  • line 893
• contrib/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
  • line 3660
  • line 3660
  • line 3670
• contrib/llvm/lib/CodeGen/StackColoring.cpp
  • line 1007
  • line 1091
• contrib/llvm/lib/CodeGen/TargetInstrInfo.cpp
  • line 579
  • line 901
• contrib/llvm/lib/MC/MCParser/AsmParser.cpp, line 5693
• contrib/llvm/lib/MCA/InstrBuilder.cpp
  • line 378
  • line 451
  • line 553
• contrib/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
  • line 1022
  • line 1022
  • line 1074
  • line 1094
• contrib/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp, line 345
• contrib/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp, line 644
• contrib/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp, line 2415
• contrib/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp
  • line 369
  • line 508
• contrib/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp, line 79
• contrib/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp, line 113
• contrib/llvm/lib/Target/AMDGPU/SIISelLowering.cpp, line 9242
• contrib/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
  • line 528
  • line 538
  • line 570
  • line 582
  • line 591
  • line 595
  • line 647
  • line 965
  • line 1107
  • line 1128
• contrib/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
  • line 305
  • line 2202
  • line 2204
  • line 2406
  • line 2987
  • line 3150
  • line 5239
• contrib/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
  • line 265
  • line 265
• contrib/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp
  • line 535
  • line 549
  • line 596
  • line 623
  • line 657
  • line 867
  • line 912
  • line 977
• contrib/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp, line 274
• contrib/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
  • line 492
  • line 537
• contrib/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp, line 425
• contrib/llvm/lib/Target/ARM/ARMAsmPrinter.cpp, line 1096
• contrib/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
  • line 172
  • line 1180
  • line 3434
• contrib/llvm/lib/Target/ARM/ARMFrameLowering.cpp
  • line 1303
  • line 1309
  • line 1313
• contrib/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp, line 24
• contrib/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp, line 415
• contrib/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp, line 2084
• contrib/llvm/lib/Target/ARM/ARMOptimizeBarriersPass.cpp, line 45
• contrib/llvm/lib/Target/ARM/MLxExpansionPass.cpp, line 189
• contrib/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp, line 592
• contrib/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp
  • line 629
  • line 2717
• contrib/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp
  • line 874
  • line 1067
  • line 1112
  • line 1146
  • line 1641
  • line 1685
  • line 1796
  • line 1811
  • line 1846
  • line 1940
• contrib/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp
  • line 681
  • line 686
• contrib/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp
  • line 725
  • line 822
  • line 839
  • line 1044
• contrib/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp, line 2250
• contrib/llvm/lib/Target/Hexagon/HexagonHazardRecognizer.cpp, line 158
• contrib/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp
  • line 1972
  • line 2105
  • line 2178
  • line 2910
  • line 2954
  • line 3007
  • line 3155
  • line 4199
• contrib/llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp, line 203
• contrib/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp
  • line 129
  • line 132
  • line 195
  • line 201
  • line 358
  • line 445
  • line 648
  • line 676
• contrib/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp, line 163
• contrib/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp, line 274
• contrib/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp
  • line 149
  • line 159
  • line 276
  • line 289
• contrib/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
  • line 357
  • line 590
  • line 666
  • line 1109
  • line 1288
  • line 1288
  • line 1373
  • line 1515
  • line 1516
  • line 1680
• contrib/llvm/lib/Target/Hexagon/HexagonVectorPrint.cpp
  • line 117
  • line 123
• contrib/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp, line 467
• contrib/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp
  • line 157
  • line 271
  • line 388
  • line 472
• contrib/llvm/lib/Target/Hexagon/RDFDeadCode.cpp, line 59
• contrib/llvm/lib/Target/Lanai/LanaiDelaySlotFiller.cpp, line 193
• contrib/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp, line 2101
• contrib/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp
  • line 453
  • line 462
  • line 475
  • line 502
  • line 508
  • line 512
• contrib/llvm/lib/Target/PowerPC/PPCHazardRecognizers.cpp
  • line 42
  • line 287
• contrib/llvm/lib/Target/Sparc/DelaySlotFiller.cpp, line 244
• contrib/llvm/lib/Target/SystemZ/SystemZInstrBuilder.h, line 35
• contrib/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp, line 95
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp, line 183
• contrib/llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.cpp, line 75
• contrib/llvm/lib/Target/X86/AsmParser/X86AsmInstrumentation.cpp, line 425
• contrib/llvm/lib/Target/X86/X86CallFrameOptimization.cpp, line 326
• contrib/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp
  • line 734
  • line 1039
• contrib/llvm/lib/Target/X86/X86InstrBuilder.h, line 207
• contrib/llvm/tools/llvm-mca/Views/InstructionInfoView.cpp, line 72
• contrib/llvm/utils/TableGen/CodeGenDAGPatterns.cpp
  • line 3330
  • line 3342
  • line 3364
  • line 3377
  • line 3389
  • line 3422
  • line 3422
  • line 3425
  • line 3440
  • line 3440
  • line 3920
  • line 3938
  • line 3942
• contrib/llvm/utils/TableGen/CodeGenInstruction.cpp, line 378
• contrib/llvm/utils/TableGen/DAGISelMatcherGen.cpp
  • line 704
  • line 903
• contrib/llvm/utils/TableGen/GlobalISelEmitter.cpp, line 2605
• contrib/llvm/utils/TableGen/InstrDocsEmitter.cpp, line 117
• contrib/llvm/utils/TableGen/InstrInfoEmitter.cpp, line 606