Training courses

Kernel and Embedded Linux

Bootlin training courses

Embedded Linux, kernel,
Yocto Project, Buildroot, real-time,
graphics, boot time, debugging...

Bootlin logo

Elixir Cross Referencer

   1
   2
   3
   4
   5
   6
   7
   8
   9
  10
  11
  12
  13
  14
  15
  16
  17
  18
  19
  20
  21
  22
  23
  24
  25
  26
  27
  28
  29
  30
  31
  32
  33
  34
  35
  36
  37
  38
  39
  40
  41
  42
  43
  44
  45
  46
  47
  48
  49
  50
  51
  52
  53
  54
  55
  56
  57
  58
  59
  60
  61
  62
  63
  64
  65
  66
  67
  68
  69
  70
  71
  72
  73
  74
  75
  76
  77
  78
  79
  80
  81
  82
  83
  84
  85
  86
  87
  88
  89
  90
  91
  92
  93
  94
  95
  96
  97
  98
  99
 100
 101
 102
 103
 104
 105
 106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120
 121
 122
 123
 124
 125
 126
 127
 128
 129
 130
 131
 132
 133
 134
 135
 136
 137
 138
 139
 140
 141
 142
 143
 144
 145
 146
 147
 148
 149
 150
 151
 152
 153
 154
 155
 156
 157
 158
 159
 160
 161
 162
 163
 164
 165
 166
 167
 168
 169
 170
 171
 172
 173
 174
 175
 176
 177
 178
 179
 180
 181
 182
 183
 184
 185
 186
 187
 188
 189
 190
 191
 192
 193
 194
 195
 196
 197
 198
 199
 200
 201
 202
 203
 204
 205
 206
 207
 208
 209
 210
 211
 212
 213
 214
 215
 216
 217
 218
 219
 220
 221
 222
 223
 224
 225
 226
 227
 228
 229
 230
 231
 232
 233
 234
 235
 236
 237
 238
 239
 240
 241
 242
 243
 244
 245
 246
 247
 248
 249
 250
 251
 252
 253
 254
 255
 256
 257
 258
 259
 260
 261
 262
 263
 264
 265
 266
 267
 268
 269
 270
 271
 272
 273
 274
 275
 276
 277
 278
 279
 280
 281
 282
 283
 284
 285
 286
 287
 288
 289
 290
 291
 292
 293
 294
 295
 296
 297
 298
 299
 300
 301
 302
 303
 304
 305
 306
 307
 308
 309
 310
 311
 312
 313
 314
 315
 316
 317
 318
 319
 320
 321
 322
 323
 324
 325
 326
 327
 328
 329
 330
 331
 332
 333
 334
 335
 336
 337
 338
 339
 340
 341
 342
 343
 344
 345
 346
 347
 348
 349
 350
 351
 352
 353
 354
 355
 356
 357
 358
 359
 360
 361
 362
 363
 364
 365
 366
 367
 368
 369
 370
 371
 372
 373
 374
 375
 376
 377
 378
 379
 380
 381
 382
 383
 384
 385
 386
 387
 388
 389
 390
 391
 392
 393
 394
 395
 396
 397
 398
 399
 400
 401
 402
 403
 404
 405
 406
 407
 408
 409
 410
 411
 412
 413
 414
 415
 416
 417
 418
 419
 420
 421
 422
 423
 424
 425
 426
 427
 428
 429
 430
 431
 432
 433
 434
 435
 436
 437
 438
 439
 440
 441
 442
 443
 444
 445
 446
 447
 448
 449
 450
 451
 452
 453
 454
 455
 456
 457
 458
 459
 460
 461
 462
 463
 464
 465
 466
 467
 468
 469
 470
 471
 472
 473
 474
 475
 476
 477
 478
 479
 480
 481
 482
 483
 484
 485
 486
 487
 488
 489
 490
 491
 492
 493
 494
 495
 496
 497
 498
 499
 500
 501
 502
 503
 504
 505
 506
 507
 508
 509
 510
 511
 512
 513
 514
 515
 516
 517
 518
 519
 520
 521
 522
 523
 524
 525
 526
 527
 528
 529
 530
 531
 532
 533
 534
 535
 536
 537
 538
 539
 540
 541
 542
 543
 544
 545
 546
 547
 548
 549
 550
 551
 552
 553
 554
 555
 556
 557
 558
 559
 560
 561
 562
 563
 564
 565
 566
 567
 568
 569
 570
 571
 572
 573
 574
 575
 576
 577
 578
 579
 580
 581
 582
 583
 584
 585
 586
 587
 588
 589
 590
 591
 592
 593
 594
 595
 596
 597
 598
 599
 600
 601
 602
 603
 604
 605
 606
 607
 608
 609
 610
 611
 612
 613
 614
 615
 616
 617
 618
 619
 620
 621
 622
 623
 624
 625
 626
 627
 628
 629
 630
 631
 632
 633
 634
 635
 636
 637
 638
 639
 640
 641
 642
 643
 644
 645
 646
 647
 648
 649
 650
 651
 652
 653
 654
 655
 656
 657
 658
 659
 660
 661
 662
 663
 664
 665
 666
 667
 668
 669
 670
 671
 672
 673
 674
 675
 676
 677
 678
 679
 680
 681
 682
 683
 684
 685
 686
 687
 688
 689
 690
 691
 692
 693
 694
 695
 696
 697
 698
 699
 700
 701
 702
 703
 704
 705
 706
 707
 708
 709
 710
 711
 712
 713
 714
 715
 716
 717
 718
 719
 720
 721
 722
 723
 724
 725
 726
 727
 728
 729
 730
 731
 732
 733
 734
 735
 736
 737
 738
 739
 740
 741
 742
 743
 744
 745
 746
 747
 748
 749
 750
 751
 752
 753
 754
 755
 756
 757
 758
 759
 760
 761
 762
 763
 764
 765
 766
 767
 768
 769
 770
 771
 772
 773
 774
 775
 776
 777
 778
 779
 780
 781
 782
 783
 784
 785
 786
 787
 788
 789
 790
 791
 792
 793
 794
 795
 796
 797
 798
 799
 800
 801
 802
 803
 804
 805
 806
 807
 808
 809
 810
 811
 812
 813
 814
 815
 816
 817
 818
 819
 820
 821
 822
 823
 824
 825
 826
 827
 828
 829
 830
 831
 832
 833
 834
 835
 836
 837
 838
 839
 840
 841
 842
 843
 844
 845
 846
 847
 848
 849
 850
 851
 852
 853
 854
 855
 856
 857
 858
 859
 860
 861
 862
 863
 864
 865
 866
 867
 868
 869
 870
 871
 872
 873
 874
 875
 876
 877
 878
 879
 880
 881
 882
 883
 884
 885
 886
 887
 888
 889
 890
 891
 892
 893
 894
 895
 896
 897
 898
 899
 900
 901
 902
 903
 904
 905
 906
 907
 908
 909
 910
 911
 912
 913
 914
 915
 916
 917
 918
 919
 920
 921
 922
 923
 924
 925
 926
 927
 928
 929
 930
 931
 932
 933
 934
 935
 936
 937
 938
 939
 940
 941
 942
 943
 944
 945
 946
 947
 948
 949
 950
 951
 952
 953
 954
 955
 956
 957
 958
 959
 960
 961
 962
 963
 964
 965
 966
 967
 968
 969
 970
 971
 972
 973
 974
 975
 976
 977
 978
 979
 980
 981
 982
 983
 984
 985
 986
 987
 988
 989
 990
 991
 992
 993
 994
 995
 996
 997
 998
 999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
/***********************license start***************
 * Copyright (c) 2003-2011  Cavium Inc. (support@cavium.com). All rights
 * reserved.
 *
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met:
 *
 *   * Redistributions of source code must retain the above copyright
 *     notice, this list of conditions and the following disclaimer.
 *
 *   * Redistributions in binary form must reproduce the above
 *     copyright notice, this list of conditions and the following
 *     disclaimer in the documentation and/or other materials provided
 *     with the distribution.

 *   * Neither the name of Cavium Inc. nor the names of
 *     its contributors may be used to endorse or promote products
 *     derived from this software without specific prior written
 *     permission.

 * This Software, including technical data, may be subject to U.S. export  control
 * laws, including the U.S. Export Administration Act and its  associated
 * regulations, and may be subject to export or import  regulations in other
 * countries.

 * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR
 * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM
 * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,
 * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF
 * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR
 * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
 ***********************license end**************************************/


/**
 * @file
 *
 * Interface to the hardware Packet Order / Work unit.
 *
 * New, starting with SDK 1.7.0, cvmx-pow supports a number of
 * extended consistency checks. The define
 * CVMX_ENABLE_POW_CHECKS controls the runtime insertion of POW
 * internal state checks to find common programming errors. If
 * CVMX_ENABLE_POW_CHECKS is not defined, checks are by default
 * enabled. For example, cvmx-pow will check for the following
 * program errors or POW state inconsistency.
 * - Requesting a POW operation with an active tag switch in
 *   progress.
 * - Waiting for a tag switch to complete for an excessively
 *   long period. This is normally a sign of an error in locking
 *   causing deadlock.
 * - Illegal tag switches from NULL_NULL.
 * - Illegal tag switches from NULL.
 * - Illegal deschedule request.
 * - WQE pointer not matching the one attached to the core by
 *   the POW.
 *
 * <hr>$Revision: 70030 $<hr>
 */

#ifndef __CVMX_POW_H__
#define __CVMX_POW_H__

#include "cvmx-scratch.h"
#include "cvmx-wqe.h"

#ifdef CVMX_BUILD_FOR_LINUX_KERNEL
#include <asm/octeon/cvmx-sso-defs.h>
#else
#include "cvmx-warn.h"
#endif

#ifdef  __cplusplus
extern "C" {
#endif

#if defined(__FreeBSD__) && defined(_KERNEL)
    /*
     * For the FreeBSD kernel, have POW consistency checks depend on
     * the setting of INVARIANTS.
     */
    #ifndef CVMX_ENABLE_POW_CHECKS
        #ifdef INVARIANTS
            #define CVMX_ENABLE_POW_CHECKS 1
        #else
            #define CVMX_ENABLE_POW_CHECKS 0
        #endif
    #endif
#else
    /* Default to having all POW constancy checks turned on */
    #ifndef CVMX_ENABLE_POW_CHECKS
        #define CVMX_ENABLE_POW_CHECKS 1
    #endif
#endif

/**
 * Wait flag values for pow functions.
 */
typedef enum
{
    CVMX_POW_WAIT = 1,
    CVMX_POW_NO_WAIT = 0,
} cvmx_pow_wait_t;

/**
 *  POW tag operations.  These are used in the data stored to the POW.
 */
typedef enum
{
    CVMX_POW_TAG_OP_SWTAG = 0L,         /**< switch the tag (only) for this PP
                                            - the previous tag should be non-NULL in this case
                                            - tag switch response required
                                            - fields used: op, type, tag */
    CVMX_POW_TAG_OP_SWTAG_FULL = 1L,    /**< switch the tag for this PP, with full information
                                            - this should be used when the previous tag is NULL
                                            - tag switch response required
                                            - fields used: address, op, grp, type, tag */
    CVMX_POW_TAG_OP_SWTAG_DESCH = 2L,   /**< switch the tag (and/or group) for this PP and de-schedule
                                            - OK to keep the tag the same and only change the group
                                            - fields used: op, no_sched, grp, type, tag */
    CVMX_POW_TAG_OP_DESCH = 3L,         /**< just de-schedule
                                            - fields used: op, no_sched */
    CVMX_POW_TAG_OP_ADDWQ = 4L,         /**< create an entirely new work queue entry
                                            - fields used: address, op, qos, grp, type, tag */
    CVMX_POW_TAG_OP_UPDATE_WQP_GRP = 5L,/**< just update the work queue pointer and grp for this PP
                                            - fields used: address, op, grp */
    CVMX_POW_TAG_OP_SET_NSCHED = 6L,    /**< set the no_sched bit on the de-schedule list
                                            - does nothing if the selected entry is not on the de-schedule list
                                            - does nothing if the stored work queue pointer does not match the address field
                                            - fields used: address, index, op
                                            Before issuing a *_NSCHED operation, SW must guarantee that all
                                            prior deschedules and set/clr NSCHED operations are complete and all
                                            prior switches are complete. The hardware provides the opsdone bit
                                            and swdone bit for SW polling. After issuing a *_NSCHED operation,
                                            SW must guarantee that the set/clr NSCHED is complete before
                                            any subsequent operations. */
    CVMX_POW_TAG_OP_CLR_NSCHED = 7L,    /**< clears the no_sched bit on the de-schedule list
                                            - does nothing if the selected entry is not on the de-schedule list
                                            - does nothing if the stored work queue pointer does not match the address field
                                            - fields used: address, index, op
                                            Before issuing a *_NSCHED operation, SW must guarantee that all
                                            prior deschedules and set/clr NSCHED operations are complete and all
                                            prior switches are complete. The hardware provides the opsdone bit
                                            and swdone bit for SW polling. After issuing a *_NSCHED operation,
                                            SW must guarantee that the set/clr NSCHED is complete before
                                            any subsequent operations. */
    CVMX_POW_TAG_OP_NOP = 15L           /**< do nothing */
} cvmx_pow_tag_op_t;

/**
 * This structure defines the store data on a store to POW
 */
typedef union
{
    uint64_t u64;
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t              no_sched  : 1; /**< don't reschedule this entry. no_sched is used for CVMX_POW_TAG_OP_SWTAG_DESCH and CVMX_POW_TAG_OP_DESCH */
        uint64_t                unused  : 2;
        uint64_t                 index  :13; /**< contains index of entry for a CVMX_POW_TAG_OP_*_NSCHED */
        cvmx_pow_tag_op_t          op   : 4; /**< the operation to perform */
        uint64_t                unused2 : 2;
        uint64_t                   qos  : 3; /**< the QOS level for the packet. qos is only used for CVMX_POW_TAG_OP_ADDWQ */
        uint64_t                   grp  : 4; /**< the group that the work queue entry will be scheduled to grp is used for CVMX_POW_TAG_OP_ADDWQ, CVMX_POW_TAG_OP_SWTAG_FULL, CVMX_POW_TAG_OP_SWTAG_DESCH, and CVMX_POW_TAG_OP_UPDATE_WQP_GRP */
        cvmx_pow_tag_type_t        type : 3; /**< the type of the tag. type is used for everything except CVMX_POW_TAG_OP_DESCH, CVMX_POW_TAG_OP_UPDATE_WQP_GRP, and CVMX_POW_TAG_OP_*_NSCHED */
        uint64_t                   tag  :32; /**< the actual tag. tag is used for everything except CVMX_POW_TAG_OP_DESCH, CVMX_POW_TAG_OP_UPDATE_WQP_GRP, and CVMX_POW_TAG_OP_*_NSCHED */
#else
        uint64_t                   tag  :32;
        cvmx_pow_tag_type_t        type : 3;
        uint64_t                   grp  : 4;
        uint64_t                   qos  : 3;
        uint64_t                unused2 : 2;
        cvmx_pow_tag_op_t          op   : 4;
        uint64_t                 index  :13;
        uint64_t                unused  : 2;
        uint64_t              no_sched  : 1;
#endif
    } s_cn38xx;
    struct {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t              no_sched  : 1; /**< don't reschedule this entry. no_sched is used for CVMX_POW_TAG_OP_SWTAG_DESCH and CVMX_POW_TAG_OP_DESCH */
        cvmx_pow_tag_op_t          op   : 4; /**< the operation to perform */
        uint64_t               unused1  : 4;
        uint64_t                 index  :11; /**< contains index of entry for a CVMX_POW_TAG_OP_*_NSCHED */
        uint64_t               unused2  : 1;
        uint64_t                   grp  : 6; /**< the group that the work queue entry will be scheduled to grp is used for CVMX_POW_TAG_OP_ADDWQ, CVMX_POW_TAG_OP_SWTAG_FULL, CVMX_POW_TAG_OP_SWTAG_DESCH, and CVMX_POW_TAG_OP_UPDATE_WQP_GRP */
        uint64_t               unused3  : 3;
        cvmx_pow_tag_type_t        type : 2; /**< the type of the tag. type is used for everything except CVMX_POW_TAG_OP_DESCH, CVMX_POW_TAG_OP_UPDATE_WQP_GRP, and CVMX_POW_TAG_OP_*_NSCHED */
        uint64_t                   tag  :32; /**< the actual tag. tag is used for everything except CVMX_POW_TAG_OP_DESCH, CVMX_POW_TAG_OP_UPDATE_WQP_GRP, and CVMX_POW_TAG_OP_*_NSCHED */
#else
        uint64_t                   tag  :32;
        cvmx_pow_tag_type_t        type : 2;
        uint64_t               unused3  : 3;
        uint64_t                   grp  : 6;
        uint64_t               unused2  : 1;
        uint64_t                 index  :11;
        uint64_t               unused1  : 4;
        cvmx_pow_tag_op_t          op   : 4;
        uint64_t              no_sched  : 1;
#endif
    } s_cn68xx_clr;
    struct {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t              no_sched  : 1; /**< don't reschedule this entry. no_sched is used for CVMX_POW_TAG_OP_SWTAG_DESCH and CVMX_POW_TAG_OP_DESCH */
        cvmx_pow_tag_op_t          op   : 4; /**< the operation to perform */
        uint64_t               unused1  : 12;
        uint64_t                    qos : 3; /**< contains index of entry for a CVMX_POW_TAG_OP_*_NSCHED */
        uint64_t               unused2  : 1;
        uint64_t                   grp  : 6; /**< the group that the work queue entry will be scheduled to grp is used for CVMX_POW_TAG_OP_ADDWQ, CVMX_POW_TAG_OP_SWTAG_FULL, CVMX_POW_TAG_OP_SWTAG_DESCH, and CVMX_POW_TAG_OP_UPDATE_WQP_GRP */
        uint64_t               unused3  : 3;
        cvmx_pow_tag_type_t        type : 2; /**< the type of the tag. type is used for everything except CVMX_POW_TAG_OP_DESCH, CVMX_POW_TAG_OP_UPDATE_WQP_GRP, and CVMX_POW_TAG_OP_*_NSCHED */
        uint64_t                   tag  :32; /**< the actual tag. tag is used for everything except CVMX_POW_TAG_OP_DESCH, CVMX_POW_TAG_OP_UPDATE_WQP_GRP, and CVMX_POW_TAG_OP_*_NSCHED */
#else
        uint64_t                   tag  :32;
        cvmx_pow_tag_type_t        type : 2;
        uint64_t               unused3  : 3;
        uint64_t                   grp  : 6;
        uint64_t               unused2  : 1;
        uint64_t                   qos  : 3;
        uint64_t               unused1  : 12;
        cvmx_pow_tag_op_t          op   : 4;
        uint64_t              no_sched  : 1;
#endif
    } s_cn68xx_add;
    struct {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t              no_sched  : 1; /**< don't reschedule this entry. no_sched is used for CVMX_POW_TAG_OP_SWTAG_DESCH and CVMX_POW_TAG_OP_DESCH */
        cvmx_pow_tag_op_t          op   : 4; /**< the operation to perform */
        uint64_t               unused1  : 16;
        uint64_t                   grp  : 6; /**< the group that the work queue entry will be scheduled to grp is used for CVMX_POW_TAG_OP_ADDWQ, CVMX_POW_TAG_OP_SWTAG_FULL, CVMX_POW_TAG_OP_SWTAG_DESCH, and CVMX_POW_TAG_OP_UPDATE_WQP_GRP */
        uint64_t               unused3  : 3;
        cvmx_pow_tag_type_t        type : 2; /**< the type of the tag. type is used for everything except CVMX_POW_TAG_OP_DESCH, CVMX_POW_TAG_OP_UPDATE_WQP_GRP, and CVMX_POW_TAG_OP_*_NSCHED */
        uint64_t                   tag  :32; /**< the actual tag. tag is used for everything except CVMX_POW_TAG_OP_DESCH, CVMX_POW_TAG_OP_UPDATE_WQP_GRP, and CVMX_POW_TAG_OP_*_NSCHED */
#else
        uint64_t                   tag  :32;
        cvmx_pow_tag_type_t        type : 2;
        uint64_t               unused3  : 3;
        uint64_t                   grp  : 6;
        uint64_t               unused1  : 16;
        cvmx_pow_tag_op_t          op   : 4;
        uint64_t              no_sched  : 1;
#endif
    } s_cn68xx_other;

} cvmx_pow_tag_req_t;

typedef struct {
    uint32_t tag;
    uint16_t index;
    uint8_t  grp;
    uint8_t tag_type;
}cvmx_pow_tag_info_t;

/**
 * This structure describes the address to load stuff from POW
 */
typedef union
{
    uint64_t u64;

    /**
     * Address for new work request loads (did<2:0> == 0)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    mem_region      : 2;    /**< Mips64 address region. Should be CVMX_IO_SEG */
        uint64_t    reserved_49_61  : 13;   /**< Must be zero */
        uint64_t    is_io           : 1;    /**< Must be one */
        uint64_t    did             : 8;    /**< the ID of POW -- did<2:0> == 0 in this case */
        uint64_t    reserved_4_39   : 36;   /**< Must be zero */
        uint64_t    wait            : 1;    /**< If set, don't return load response until work is available */
        uint64_t    reserved_0_2    : 3;    /**< Must be zero */
#else
        uint64_t    reserved_0_2    : 3;
        uint64_t    wait            : 1;
        uint64_t    reserved_4_39   : 36;
        uint64_t    did             : 8;
        uint64_t    is_io           : 1;
        uint64_t    reserved_49_61  : 13;
        uint64_t    mem_region      : 2;
#endif
    } swork;

    /**
     * Address for loads to get POW internal status
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    mem_region      : 2;    /**< Mips64 address region. Should be CVMX_IO_SEG */
        uint64_t    reserved_49_61  : 13;   /**< Must be zero */
        uint64_t    is_io           : 1;    /**< Must be one */
        uint64_t    did             : 8;    /**< the ID of POW -- did<2:0> == 1 in this case */
        uint64_t    reserved_10_39  : 30;   /**< Must be zero */
        uint64_t    coreid          : 4;    /**< The core id to get status for */
        uint64_t    get_rev         : 1;    /**< If set and get_cur is set, return reverse tag-list pointer rather than forward tag-list pointer */
        uint64_t    get_cur         : 1;    /**< If set, return current status rather than pending status */
        uint64_t    get_wqp         : 1;    /**< If set, get the work-queue pointer rather than tag/type */
        uint64_t    reserved_0_2    : 3;    /**< Must be zero */
#else
        uint64_t    reserved_0_2    : 3;
        uint64_t    get_wqp         : 1;
        uint64_t    get_cur         : 1;
        uint64_t    get_rev         : 1;
        uint64_t    coreid          : 4;
        uint64_t    reserved_10_39  : 30;
        uint64_t    did             : 8;
        uint64_t    is_io           : 1;
        uint64_t    reserved_49_61  : 13;
        uint64_t    mem_region      : 2;
#endif
    } sstatus;

    /**
     * Address for loads to get 68XX SS0 internal status
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    mem_region      : 2;    /**< Mips64 address region. Should be CVMX_IO_SEG */
        uint64_t    reserved_49_61  : 13;   /**< Must be zero */
        uint64_t    is_io           : 1;    /**< Must be one */
        uint64_t    did             : 8;    /**< the ID of POW -- did<2:0> == 1 in this case */
        uint64_t    reserved_14_39  : 26;   /**< Must be zero */
        uint64_t    coreid          : 5;    /**< The core id to get status for */
        uint64_t    reserved_6_8    : 3;
        uint64_t    opcode          : 3;    /**< Status operation */
        uint64_t    reserved_0_2    : 3;    /**< Must be zero */
#else
        uint64_t    reserved_0_2    : 3;
        uint64_t    opcode          : 3;
        uint64_t    reserved_6_8    : 3;
        uint64_t    coreid          : 5;
        uint64_t    reserved_14_39  : 26;
        uint64_t    did             : 8;
        uint64_t    is_io           : 1;
        uint64_t    reserved_49_61  : 13;
        uint64_t    mem_region      : 2;
#endif
    } sstatus_cn68xx;

    /**
     * Address for memory loads to get POW internal state
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    mem_region      : 2;    /**< Mips64 address region. Should be CVMX_IO_SEG */
        uint64_t    reserved_49_61  : 13;   /**< Must be zero */
        uint64_t    is_io           : 1;    /**< Must be one */
        uint64_t    did             : 8;    /**< the ID of POW -- did<2:0> == 2 in this case */
        uint64_t    reserved_16_39  : 24;   /**< Must be zero */
        uint64_t    index           : 11;   /**< POW memory index */
        uint64_t    get_des         : 1;    /**< If set, return deschedule information rather than the standard
                                                response for work-queue index (invalid if the work-queue entry is not on the
                                                deschedule list). */
        uint64_t    get_wqp         : 1;    /**< If set, get the work-queue pointer rather than tag/type (no effect when get_des set). */
        uint64_t    reserved_0_2    : 3;    /**< Must be zero */
#else
        uint64_t    reserved_0_2    : 3;
        uint64_t    get_wqp         : 1;
        uint64_t    get_des         : 1;
        uint64_t    index           : 11;
        uint64_t    reserved_16_39  : 24;
        uint64_t    did             : 8;
        uint64_t    is_io           : 1;
        uint64_t    reserved_49_61  : 13;
        uint64_t    mem_region      : 2;
#endif
    } smemload;

    /**
     * Address for memory loads to get SSO internal state
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    mem_region      : 2;    /**< Mips64 address region. Should be CVMX_IO_SEG */
        uint64_t    reserved_49_61  : 13;   /**< Must be zero */
        uint64_t    is_io           : 1;    /**< Must be one */
        uint64_t    did             : 8;    /**< the ID of SSO - did<2:0> == 2 in this case */
        uint64_t    reserved_20_39  : 20;   /**< Must be zero */
        uint64_t    index           : 11;   /**< SSO memory index */
        uint64_t    reserved_6_8    : 3;    /**< Must be zero */
        uint64_t    opcode          : 3;    /**< Read TAG/WQ pointer/pending tag/next potr */
        uint64_t    reserved_0_2    : 3;    /**< Must be zero */
#else
        uint64_t    reserved_0_2    : 3;
        uint64_t    opcode          : 3;
        uint64_t    reserved_3_5    : 3;
        uint64_t    index           : 11;
        uint64_t    reserved_20_39  : 20;
        uint64_t    did             : 8;
        uint64_t    is_io           : 1;
        uint64_t    reserved_49_61  : 13;
        uint64_t    mem_region      : 2;
#endif
    } smemload_cn68xx;

    /**
     * Address for index/pointer loads
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    mem_region      : 2;    /**< Mips64 address region. Should be CVMX_IO_SEG */
        uint64_t    reserved_49_61  : 13;   /**< Must be zero */
        uint64_t    is_io           : 1;    /**< Must be one */
        uint64_t    did             : 8;    /**< the ID of POW -- did<2:0> == 3 in this case */
        uint64_t    reserved_9_39   : 31;   /**< Must be zero */
        uint64_t    qosgrp          : 4;    /**< when {get_rmt ==0 AND get_des_get_tail == 0}, this field selects one of
                                                eight POW internal-input queues (0-7), one per QOS level; values 8-15 are
                                                illegal in this case;
                                                when {get_rmt ==0 AND get_des_get_tail == 1}, this field selects one of
                                                16 deschedule lists (per group);
                                                when get_rmt ==1, this field selects one of 16 memory-input queue lists.
                                                The two memory-input queue lists associated with each QOS level are:
                                                - qosgrp = 0, qosgrp = 8:      QOS0
                                                - qosgrp = 1, qosgrp = 9:      QOS1
                                                - qosgrp = 2, qosgrp = 10:     QOS2
                                                - qosgrp = 3, qosgrp = 11:     QOS3
                                                - qosgrp = 4, qosgrp = 12:     QOS4
                                                - qosgrp = 5, qosgrp = 13:     QOS5
                                                - qosgrp = 6, qosgrp = 14:     QOS6
                                                - qosgrp = 7, qosgrp = 15:     QOS7 */
        uint64_t    get_des_get_tail: 1;    /**< If set and get_rmt is clear, return deschedule list indexes
                                                rather than indexes for the specified qos level; if set and get_rmt is set, return
                                                the tail pointer rather than the head pointer for the specified qos level. */
        uint64_t    get_rmt         : 1;    /**< If set, return remote pointers rather than the local indexes for the specified qos level. */
        uint64_t    reserved_0_2    : 3;    /**< Must be zero */
#else
        uint64_t    reserved_0_2    : 3;
        uint64_t    get_rmt         : 1;
        uint64_t    get_des_get_tail: 1;
        uint64_t    qosgrp          : 4;
        uint64_t    reserved_9_39   : 31;
        uint64_t    did             : 8;
        uint64_t    is_io           : 1;
        uint64_t    reserved_49_61  : 13;
        uint64_t    mem_region      : 2;
#endif
    } sindexload;

    /**
     * Address for a Index/Pointer loads to get SSO internal state
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    mem_region      : 2;    /**< Mips64 address region. Should be CVMX_IO_SEG */
        uint64_t    reserved_49_61  : 13;   /**< Must be zero */
        uint64_t    is_io           : 1;    /**< Must be one */
        uint64_t    did             : 8;    /**< the ID of SSO - did<2:0> == 2 in this case */
        uint64_t    reserved_15_39  : 25;   /**< Must be zero */
        uint64_t    qos_grp         : 6;    /**< When opcode = IPL_IQ, this field specifies IQ (or QOS).
                                                 When opcode = IPL_DESCHED, this field specifies the group.
                                                 This field is reserved for all other opcodes. */
        uint64_t    reserved_6_8    : 3;    /**< Must be zero */
        uint64_t    opcode          : 3;    /**< Read TAG/WQ pointer/pending tag/next potr */
        uint64_t    reserved_0_2    : 3;    /**< Must be zero */
#else
        uint64_t    reserved_0_2    : 3;
        uint64_t    opcode          : 3;
        uint64_t    reserved_3_5    : 3;
        uint64_t    qos_grp         : 6;
        uint64_t    reserved_15_39  : 25;
        uint64_t    did             : 8;
        uint64_t    is_io           : 1;
        uint64_t    reserved_49_61  : 13;
        uint64_t    mem_region      : 2;
#endif
    } sindexload_cn68xx;

    /**
     * address for NULL_RD request (did<2:0> == 4)
     * when this is read, HW attempts to change the state to NULL if it is NULL_NULL
     * (the hardware cannot switch from NULL_NULL to NULL if a POW entry is not available -
     * software may need to recover by finishing another piece of work before a POW
     * entry can ever become available.)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    mem_region      : 2;    /**< Mips64 address region. Should be CVMX_IO_SEG */
        uint64_t    reserved_49_61  : 13;   /**< Must be zero */
        uint64_t    is_io           : 1;    /**< Must be one */
        uint64_t    did             : 8;    /**< the ID of POW -- did<2:0> == 4 in this case */
        uint64_t    reserved_0_39   : 40;   /**< Must be zero */
#else
        uint64_t    reserved_0_39   : 40;
        uint64_t    did             : 8;
        uint64_t    is_io           : 1;
        uint64_t    reserved_49_61  : 13;
        uint64_t    mem_region      : 2;
#endif
    } snull_rd;
} cvmx_pow_load_addr_t;

/**
 * This structure defines the response to a load/SENDSINGLE to POW (except CSR reads)
 */
typedef union
{
    uint64_t u64;

    /**
     * Response to new work request loads
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    no_work          : 1;   /**< Set when no new work queue entry was returned.
                                                If there was de-scheduled work, the HW will definitely
                                                return it. When this bit is set, it could mean
                                                either mean:
                                                - There was no work, or
                                                - There was no work that the HW could find. This
                                                    case can happen, regardless of the wait bit value
                                                    in the original request, when there is work
                                                    in the IQ's that is too deep down the list. */
        uint64_t    reserved_40_62   : 23;  /**< Must be zero */
        uint64_t    addr             : 40;  /**< 36 in O1 -- the work queue pointer */
#else
        uint64_t    addr             : 40;
        uint64_t    reserved_40_62   : 23;
        uint64_t    no_work          : 1;
#endif
    } s_work;

    /**
     * Result for a POW Status Load (when get_cur==0 and get_wqp==0)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_62_63  : 2;
        uint64_t    pend_switch     : 1;    /**< Set when there is a pending non-NULL SWTAG or
                                                SWTAG_FULL, and the POW entry has not left the list for the original tag. */
        uint64_t    pend_switch_full: 1;    /**< Set when SWTAG_FULL and pend_switch is set. */
        uint64_t    pend_switch_null: 1;    /**< Set when there is a pending NULL SWTAG, or an implicit switch to NULL. */
        uint64_t    pend_desched    : 1;    /**< Set when there is a pending DESCHED or SWTAG_DESCHED. */
        uint64_t    pend_desched_switch: 1; /**< Set when there is a pending SWTAG_DESCHED and pend_desched is set. */
        uint64_t    pend_nosched    : 1;    /**< Set when nosched is desired and pend_desched is set. */
        uint64_t    pend_new_work   : 1;    /**< Set when there is a pending GET_WORK. */
        uint64_t    pend_new_work_wait: 1;  /**< When pend_new_work is set, this bit indicates that the wait bit was set. */
        uint64_t    pend_null_rd    : 1;    /**< Set when there is a pending NULL_RD. */
        uint64_t    pend_nosched_clr: 1;    /**< Set when there is a pending CLR_NSCHED. */
        uint64_t    reserved_51     : 1;
        uint64_t    pend_index      : 11;   /**< This is the index when pend_nosched_clr is set. */
        uint64_t    pend_grp        : 4;    /**< This is the new_grp when (pend_desched AND pend_desched_switch) is set. */
        uint64_t    reserved_34_35  : 2;
        uint64_t    pend_type       : 2;    /**< This is the tag type when pend_switch or (pend_desched AND pend_desched_switch) are set. */
        uint64_t    pend_tag        : 32;   /**< - this is the tag when pend_switch or (pend_desched AND pend_desched_switch) are set. */
#else
        uint64_t    pend_tag        : 32;
        uint64_t    pend_type       : 2;
        uint64_t    reserved_34_35  : 2;
        uint64_t    pend_grp        : 4;
        uint64_t    pend_index      : 11;
        uint64_t    reserved_51     : 1;
        uint64_t    pend_nosched_clr: 1;
        uint64_t    pend_null_rd    : 1;
        uint64_t    pend_new_work_wait: 1;
        uint64_t    pend_new_work   : 1;
        uint64_t    pend_nosched    : 1;
        uint64_t    pend_desched_switch: 1;
        uint64_t    pend_desched    : 1;
        uint64_t    pend_switch_null: 1;
        uint64_t    pend_switch_full: 1;
        uint64_t    pend_switch     : 1;
        uint64_t    reserved_62_63  : 2;
#endif
    } s_sstatus0;

    /**
     * Result for a SSO Status Load (when opcode is SL_PENDTAG)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    pend_switch     : 1;    /**< Set when there is a pending non-UNSCHEDULED SWTAG or
                                                SWTAG_FULL, and the SSO entry has not left the list for the original tag. */
        uint64_t    pend_get_work   : 1;    /**< Set when there is a pending GET_WORK */
        uint64_t    pend_get_work_wait: 1;  /**< when pend_get_work is set, this biit indicates that the 
                                                 wait bit was set. */
        uint64_t    pend_nosched    : 1;    /**< Set when nosched is desired and pend_desched is set. */
        uint64_t    pend_nosched_clr: 1;    /**< Set when there is a pending CLR_NSCHED. */
        uint64_t    pend_desched    : 1;    /**< Set when there is a pending DESCHED or SWTAG_DESCHED. */
        uint64_t    pend_alloc_we   : 1;    /**< Set when there is a pending ALLOC_WE. */
        uint64_t    reserved_48_56  : 9;
        uint64_t    pend_index      : 11;   /**< This is the index when pend_nosched_clr is set. */
        uint64_t    reserved_34_36  : 3;
        uint64_t    pend_type       : 2;    /**< This is the tag type when pend_switch is set. */
        uint64_t    pend_tag        : 32;   /**< This is the tag when pend_switch is set. */
#else
        uint64_t    pend_tag        : 32;
        uint64_t    pend_type       : 2;
        uint64_t    reserved_34_36  : 3;
        uint64_t    pend_index      : 11;
        uint64_t    reserved_48_56  : 9;
        uint64_t    pend_alloc_we   : 1;
        uint64_t    pend_desched    : 1;
        uint64_t    pend_nosched_clr: 1;
        uint64_t    pend_nosched    : 1;
        uint64_t    pend_get_work_wait: 1;
        uint64_t    pend_get_work   : 1;
        uint64_t    pend_switch     : 1;
#endif
    } s_sstatus0_cn68xx;

    /**
     * Result for a POW Status Load (when get_cur==0 and get_wqp==1)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_62_63  : 2;
        uint64_t    pend_switch     : 1;    /**< Set when there is a pending non-NULL SWTAG or
                                                SWTAG_FULL, and the POW entry has not left the list for the original tag. */
        uint64_t    pend_switch_full: 1;    /**< Set when SWTAG_FULL and pend_switch is set. */
        uint64_t    pend_switch_null: 1;    /**< Set when there is a pending NULL SWTAG, or an implicit switch to NULL. */
        uint64_t    pend_desched    : 1;    /**< Set when there is a pending DESCHED or SWTAG_DESCHED. */
        uint64_t    pend_desched_switch: 1; /**< Set when there is a pending SWTAG_DESCHED and pend_desched is set. */
        uint64_t    pend_nosched    : 1;    /**< Set when nosched is desired and pend_desched is set. */
        uint64_t    pend_new_work   : 1;    /**< Set when there is a pending GET_WORK. */
        uint64_t    pend_new_work_wait: 1;  /**< When pend_new_work is set, this bit indicates that the wait bit was set. */
        uint64_t    pend_null_rd    : 1;    /**< Set when there is a pending NULL_RD. */
        uint64_t    pend_nosched_clr: 1;    /**< Set when there is a pending CLR_NSCHED. */
        uint64_t    reserved_51     : 1;
        uint64_t    pend_index      : 11;   /**< This is the index when pend_nosched_clr is set. */
        uint64_t    pend_grp        : 4;    /**< This is the new_grp when (pend_desched AND pend_desched_switch) is set. */
        uint64_t    pend_wqp        : 36;   /**< This is the wqp when pend_nosched_clr is set. */
#else
        uint64_t    pend_wqp        : 36;
        uint64_t    pend_grp        : 4;
        uint64_t    pend_index      : 11;
        uint64_t    reserved_51     : 1;
        uint64_t    pend_nosched_clr: 1;
        uint64_t    pend_null_rd    : 1;
        uint64_t    pend_new_work_wait: 1;
        uint64_t    pend_new_work   : 1;
        uint64_t    pend_nosched    : 1;
        uint64_t    pend_desched_switch: 1;
        uint64_t    pend_desched    : 1;
        uint64_t    pend_switch_null: 1;
        uint64_t    pend_switch_full: 1;
        uint64_t    pend_switch     : 1;
        uint64_t    reserved_62_63  : 2;
#endif
    } s_sstatus1;

    /**
     * Result for a SSO Status Load (when opcode is SL_PENDWQP)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    pend_switch     : 1;    /**< Set when there is a pending non-UNSCHEDULED SWTAG or
                                                SWTAG_FULL, and the SSO entry has not left the list for the original tag. */
        uint64_t    pend_get_work   : 1;    /**< Set when there is a pending GET_WORK */
        uint64_t    pend_get_work_wait: 1;  /**< when pend_get_work is set, this biit indicates that the 
                                                 wait bit was set. */
        uint64_t    pend_nosched    : 1;    /**< Set when nosched is desired and pend_desched is set. */
        uint64_t    pend_nosched_clr: 1;    /**< Set when there is a pending CLR_NSCHED. */
        uint64_t    pend_desched    : 1;    /**< Set when there is a pending DESCHED or SWTAG_DESCHED. */
        uint64_t    pend_alloc_we   : 1;    /**< Set when there is a pending ALLOC_WE. */
        uint64_t    reserved_51_56  : 6;
        uint64_t    pend_index      : 11;   /**< This is the index when pend_nosched_clr is set. */
        uint64_t    reserved_38_39  : 2;
        uint64_t    pend_wqp        : 38;   /**< This is the wqp when pend_nosched_clr is set. */
#else
        uint64_t    pend_wqp        : 38;
        uint64_t    reserved_38_39  : 2;
        uint64_t    pend_index      : 11;
        uint64_t    reserved_51_56  : 6;
        uint64_t    pend_alloc_we   : 1;
        uint64_t    pend_desched    : 1;
        uint64_t    pend_nosched_clr: 1;
        uint64_t    pend_nosched    : 1;
        uint64_t    pend_get_work_wait: 1;
        uint64_t    pend_get_work   : 1;
        uint64_t    pend_switch     : 1;
#endif
    } s_sstatus1_cn68xx;

    /**
     * Result for a POW Status Load (when get_cur==1, get_wqp==0, and get_rev==0)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_62_63  : 2;
        uint64_t    link_index      : 11;    /**< Points to the next POW entry in the tag list when tail == 0 (and
                                                tag_type is not NULL or NULL_NULL). */
        uint64_t    index           : 11;   /**< The POW entry attached to the core. */
        uint64_t    grp             : 4;    /**< The group attached to the core (updated when new tag list entered on SWTAG_FULL). */
        uint64_t    head            : 1;    /**< Set when this POW entry is at the head of its tag list (also set when in
                                                the NULL or NULL_NULL state). */
        uint64_t    tail            : 1;    /**< Set when this POW entry is at the tail of its tag list (also set when in the
                                                NULL or NULL_NULL state). */
        uint64_t    tag_type        : 2;    /**< The tag type attached to the core (updated when new tag list
                                                entered on SWTAG, SWTAG_FULL, or SWTAG_DESCHED). */
        uint64_t    tag             : 32;   /**< The tag attached to the core (updated when new tag list entered on
                                                SWTAG, SWTAG_FULL, or SWTAG_DESCHED). */
#else
        uint64_t    tag             : 32;
        uint64_t    tag_type        : 2;
        uint64_t    tail            : 1;
        uint64_t    head            : 1;
        uint64_t    grp             : 4;
        uint64_t    index           : 11;
        uint64_t    link_index      : 11;
        uint64_t    reserved_62_63  : 2;
#endif
    } s_sstatus2;

    /**
     * Result for a SSO Status Load (when opcode is SL_TAG)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_57_63  : 7;
        uint64_t    index           : 11;   /**< The SSO entry attached to the core. */
        uint64_t    reserved_45     : 1;
        uint64_t    grp             : 6;    /**< The group attached to the core (updated when new tag list entered on
                                                 SWTAG_FULL). */
        uint64_t    head            : 1;    /**< Set when this SSO entry is at the head of its tag list (also set when in the
                                                 UNSCHEDULED or EMPTY state). */
        uint64_t    tail            : 1;    /**< Set when this SSO entry is at the tail of its tag list (also set when in the
                                                 UNSCHEDULED or EMPTY state). */
        uint64_t    reserved_34_36  : 3;
        uint64_t    tag_type        : 2;    /**< The tag type attached to the core (updated when new tag list entered
                                                 on SWTAG, SWTAG_FULL, or SWTAG_DESCHED). */
        uint64_t    tag             : 32;   /**< The tag attached to the core (updated when new tag list entered on SWTAG,
                                                 SWTAG_FULL, or SWTAG_DESCHED). */
#else
        uint64_t    tag             : 32;
        uint64_t    tag_type        : 2;
        uint64_t    reserved_34_36  : 3;
        uint64_t    tail            : 1;
        uint64_t    head            : 1;
        uint64_t    grp             : 6;
        uint64_t    reserved_45     : 1;
        uint64_t    index           : 11;
        uint64_t    reserved_57_63  : 7;
#endif
    } s_sstatus2_cn68xx;

    /**
     * Result for a POW Status Load (when get_cur==1, get_wqp==0, and get_rev==1)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_62_63  : 2;
        uint64_t    revlink_index   : 11;   /**< Points to the prior POW entry in the tag list when head == 0
                                                (and tag_type is not NULL or NULL_NULL). This field is unpredictable
                                                when the core's state is NULL or NULL_NULL. */
        uint64_t    index           : 11;   /**< The POW entry attached to the core. */
        uint64_t    grp             : 4;    /**< The group attached to the core (updated when new tag list entered on SWTAG_FULL). */
        uint64_t    head            : 1;    /**< Set when this POW entry is at the head of its tag list (also set when in
                                                the NULL or NULL_NULL state). */
        uint64_t    tail            : 1;    /**< Set when this POW entry is at the tail of its tag list (also set when in the
                                                NULL or NULL_NULL state). */
        uint64_t    tag_type        : 2;    /**< The tag type attached to the core (updated when new tag list
                                                entered on SWTAG, SWTAG_FULL, or SWTAG_DESCHED). */
        uint64_t    tag             : 32;   /**< The tag attached to the core (updated when new tag list entered on
                                                SWTAG, SWTAG_FULL, or SWTAG_DESCHED). */
#else
        uint64_t    tag             : 32;
        uint64_t    tag_type        : 2;
        uint64_t    tail            : 1;
        uint64_t    head            : 1;
        uint64_t    grp             : 4;
        uint64_t    index           : 11;
        uint64_t    revlink_index   : 11;
        uint64_t    reserved_62_63  : 2;
#endif
    } s_sstatus3;

    /**
     * Result for a SSO Status Load (when opcode is SL_WQP)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_58_63  : 6;
        uint64_t    index           : 11;   /**< The SSO entry attached to the core. */
        uint64_t    reserved_46     : 1;
        uint64_t    grp             : 6;    /**< The group attached to the core (updated when new tag list entered on
                                                 SWTAG_FULL). */
        uint64_t    reserved_38_39  : 2;
        uint64_t    wqp             : 38;   /**< The wqp attached to the core (updated when new tag list entered on SWTAG_FULL). */
#else
        uint64_t    wqp             : 38;
        uint64_t    reserved_38_39  : 2;
        uint64_t    grp             : 6;
        uint64_t    reserved_46     : 1;
        uint64_t    index           : 11;
        uint64_t    reserved_58_63  : 6;
#endif
    } s_sstatus3_cn68xx;

    /**
     * Result for a POW Status Load (when get_cur==1, get_wqp==1, and get_rev==0)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_62_63  : 2;
        uint64_t    link_index      : 11;    /**< Points to the next POW entry in the tag list when tail == 0 (and
                                                tag_type is not NULL or NULL_NULL). */
        uint64_t    index           : 11;   /**< The POW entry attached to the core. */
        uint64_t    grp             : 4;    /**< The group attached to the core (updated when new tag list entered on SWTAG_FULL). */
        uint64_t    wqp             : 36;   /**< The wqp attached to the core (updated when new tag list entered on SWTAG_FULL). */
#else
        uint64_t    wqp             : 36;
        uint64_t    grp             : 4;
        uint64_t    index           : 11;
        uint64_t    link_index      : 11;
        uint64_t    reserved_62_63  : 2;
#endif
    } s_sstatus4;

    /**
     * Result for a SSO Status Load (when opcode is SL_LINKS)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_46_63  : 18;
        uint64_t    index           : 11;   /**< The SSO entry attached to the core. */
        uint64_t    reserved_34     : 1;
        uint64_t    grp             : 6;    /**< The group attached to the core (updated when new tag list entered on
                                                 SWTAG_FULL). */
        uint64_t    head            : 1;    /**< Set when this SSO entry is at the head of its tag list (also set when in the
                                                 UNSCHEDULED or EMPTY state). */
        uint64_t    tail            : 1;    /**< Set when this SSO entry is at the tail of its tag list (also set when in the
                                                 UNSCHEDULED or EMPTY state). */
        uint64_t    reserved_24_25  : 2;
        uint64_t    revlink_index   : 11;   /**< Points to the prior SSO entry in the tag list when head==0 (and tag_type is not UNSCHEDULED or EMPTY). */
        uint64_t    reserved_11_12  : 2;
        uint64_t    link_index      : 11;   /**< Points to the next SSO entry in the tag list when tail==0 (and tag_type is not UNSCHEDULDED or EMPTY). */
#else
        uint64_t    link_index      : 11;
        uint64_t    reserved_11_12  : 2;
        uint64_t    revlink_index   : 11;
        uint64_t    reserved_24_25  : 2;
        uint64_t    tail            : 1;
        uint64_t    head            : 1;
        uint64_t    grp             : 6;
        uint64_t    reserved_34     : 1;
        uint64_t    index           : 11;
        uint64_t    reserved_46_63  : 18;
#endif
    } s_sstatus4_cn68xx;

    /**
     * Result for a POW Status Load (when get_cur==1, get_wqp==1, and get_rev==1)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_62_63  : 2;
        uint64_t    revlink_index   : 11;   /**< Points to the prior POW entry in the tag list when head == 0
                                                (and tag_type is not NULL or NULL_NULL). This field is unpredictable
                                                when the core's state is NULL or NULL_NULL. */
        uint64_t    index           : 11;   /**< The POW entry attached to the core. */
        uint64_t    grp             : 4;    /**< The group attached to the core (updated when new tag list entered on SWTAG_FULL). */
        uint64_t    wqp             : 36;   /**< The wqp attached to the core (updated when new tag list entered on SWTAG_FULL). */
#else
        uint64_t    wqp             : 36;
        uint64_t    grp             : 4;
        uint64_t    index           : 11;
        uint64_t    revlink_index   : 11;
        uint64_t    reserved_62_63  : 2;
#endif
    } s_sstatus5;

    /**
     * Result For POW Memory Load (get_des == 0 and get_wqp == 0)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_51_63  : 13;
        uint64_t    next_index      : 11;    /**< The next entry in the input, free, descheduled_head list
                                                (unpredictable if entry is the tail of the list). */
        uint64_t    grp             : 4;    /**< The group of the POW entry. */
        uint64_t    reserved_35     : 1;
        uint64_t    tail            : 1;    /**< Set when this POW entry is at the tail of its tag list (also set when in the
                                                NULL or NULL_NULL state). */
        uint64_t    tag_type        : 2;    /**< The tag type of the POW entry. */
        uint64_t    tag             : 32;   /**< The tag of the POW entry. */
#else
        uint64_t    tag             : 32;
        uint64_t    tag_type        : 2;
        uint64_t    tail            : 1;
        uint64_t    reserved_35     : 1;
        uint64_t    grp             : 4;
        uint64_t    next_index      : 11;
        uint64_t    reserved_51_63  : 13;
#endif
    } s_smemload0;

    /**
     * Result For SSO Memory Load (opcode is ML_TAG)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_38_63  : 26;
        uint64_t    tail            : 1;    /**< Set when this SSO entry is at the tail of its tag list (also set when in the
                                                NULL or NULL_NULL state). */
        uint64_t    reserved_34_36  : 3;
        uint64_t    tag_type        : 2;    /**< The tag type of the SSO entry. */
        uint64_t    tag             : 32;   /**< The tag of the SSO entry. */
#else
        uint64_t    tag             : 32;
        uint64_t    tag_type        : 2;
        uint64_t    reserved_34_36  : 3;
        uint64_t    tail            : 1;
        uint64_t    reserved_38_63  : 26;
#endif
    } s_smemload0_cn68xx;

    /**
     * Result For POW Memory Load (get_des == 0 and get_wqp == 1)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_51_63  : 13;
        uint64_t    next_index      : 11;    /**< The next entry in the input, free, descheduled_head list
                                                (unpredictable if entry is the tail of the list). */
        uint64_t    grp             : 4;    /**< The group of the POW entry. */
        uint64_t    wqp             : 36;   /**< The WQP held in the POW entry. */
#else
        uint64_t    wqp             : 36;
        uint64_t    grp             : 4;
        uint64_t    next_index      : 11;
        uint64_t    reserved_51_63  : 13;
#endif
    } s_smemload1;

    /**
     * Result For SSO Memory Load (opcode is ML_WQPGRP)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_48_63  : 16;
        uint64_t    nosched         : 1;    /**< The nosched bit for the SSO entry. */
        uint64_t    reserved_46     : 1;
        uint64_t    grp             : 6;    /**< The group of the SSO entry. */
        uint64_t    reserved_38_39  : 2;
        uint64_t    wqp             : 38;   /**< The WQP held in the SSO entry. */
#else
        uint64_t    wqp             : 38;
        uint64_t    reserved_38_39  : 2;
        uint64_t    grp             : 6;
        uint64_t    reserved_46     : 1;
        uint64_t    nosched         : 1;
        uint64_t    reserved_51_63  : 16;
#endif
    } s_smemload1_cn68xx;

    /**
     * Result For POW Memory Load (get_des == 1)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_51_63  : 13;
        uint64_t    fwd_index       : 11;   /**< The next entry in the tag list connected to the descheduled head. */
        uint64_t    grp             : 4;    /**< The group of the POW entry. */
        uint64_t    nosched         : 1;    /**< The nosched bit for the POW entry. */
        uint64_t    pend_switch     : 1;    /**< There is a pending tag switch */
        uint64_t    pend_type       : 2;    /**< The next tag type for the new tag list when pend_switch is set. */
        uint64_t    pend_tag        : 32;   /**< The next tag for the new tag list when pend_switch is set. */
#else
        uint64_t    pend_tag        : 32;
        uint64_t    pend_type       : 2;
        uint64_t    pend_switch     : 1;
        uint64_t    nosched         : 1;
        uint64_t    grp             : 4;
        uint64_t    fwd_index       : 11;
        uint64_t    reserved_51_63  : 13;
#endif
    } s_smemload2;

    /**
     * Result For SSO Memory Load (opcode is ML_PENTAG)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_38_63  : 26;
        uint64_t    pend_switch     : 1;    /**< Set when there is a pending non-UNSCHEDULED SWTAG or
                                                 SWTAG_FULL, and the SSO entry has not left the list for the original tag. */
        uint64_t    reserved_34_36  : 3;
        uint64_t    pend_type       : 2;    /**< The next tag type for the new tag list when pend_switch is set. */
        uint64_t    pend_tag        : 32;   /**< The next tag for the new tag list when pend_switch is set. */
#else
        uint64_t    pend_tag        : 32;
        uint64_t    pend_type       : 2;
        uint64_t    reserved_34_36  : 3;
        uint64_t    pend_switch     : 1;
        uint64_t    reserved_38_63  : 26;
#endif
    } s_smemload2_cn68xx;

    /**
     * Result For SSO Memory Load (opcode is ML_LINKS)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_24_63  : 40;
        uint64_t    fwd_index       : 11;   /**< The next entry in the tag list connected to the descheduled head. */
        uint64_t    reserved_11_12  : 2;
        uint64_t    next_index      : 11;   /**< The next entry in the input, free, descheduled_head list
                                                 (unpredicatble if entry is the tail of the list). */
#else
        uint64_t    next_index      : 11;
        uint64_t    reserved_11_12  : 2;
        uint64_t    fwd_index       : 11;
        uint64_t    reserved_24_63  : 40;
#endif
    } s_smemload3_cn68xx;

    /**
     * Result For POW Index/Pointer Load (get_rmt == 0/get_des_get_tail == 0)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_52_63  : 12;
        uint64_t    free_val        : 1;    /**< - set when there is one or more POW entries on the free list. */
        uint64_t    free_one        : 1;    /**< - set when there is exactly one POW entry on the free list. */
        uint64_t    reserved_49     : 1;
        uint64_t    free_head       : 11;   /**< - when free_val is set, indicates the first entry on the free list. */
        uint64_t    reserved_37     : 1;
        uint64_t    free_tail       : 11;   /**< - when free_val is set, indicates the last entry on the free list. */
        uint64_t    loc_val         : 1;    /**< - set when there is one or more POW entries on the input Q list selected by qosgrp. */
        uint64_t    loc_one         : 1;    /**< - set when there is exactly one POW entry on the input Q list selected by qosgrp. */
        uint64_t    reserved_23     : 1;
        uint64_t    loc_head        : 11;   /**< - when loc_val is set, indicates the first entry on the input Q list selected by qosgrp. */
        uint64_t    reserved_11     : 1;
        uint64_t    loc_tail        : 11;   /**< - when loc_val is set, indicates the last entry on the input Q list selected by qosgrp. */
#else
        uint64_t    loc_tail        : 11;
        uint64_t    reserved_11     : 1;
        uint64_t    loc_head        : 11;
        uint64_t    reserved_23     : 1;
        uint64_t    loc_one         : 1;
        uint64_t    loc_val         : 1;
        uint64_t    free_tail       : 11;
        uint64_t    reserved_37     : 1;
        uint64_t    free_head       : 11;
        uint64_t    reserved_49     : 1;
        uint64_t    free_one        : 1;
        uint64_t    free_val        : 1;
        uint64_t    reserved_52_63  : 12;
#endif
    } sindexload0;

    /**
     * Result for SSO Index/Pointer Load(opcode == IPL_IQ/IPL_DESCHED/IPL_NOSCHED)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_28_63  : 36;
        uint64_t    queue_val       : 1;    /**< - If set, one or more valid entries are in the queue. */
        uint64_t    queue_one       : 1;    /**< - If set, exactly one valid entry is in the queue. */
        uint64_t    reserved_24_25  : 2;
        uint64_t    queue_head      : 11;   /**< - Index of entry at the head of the queue. */
        uint64_t    reserved_11_12  : 2;
        uint64_t    queue_tail      : 11;   /**< - Index of entry at the tail of the queue. */
#else
        uint64_t    queue_tail      : 11;
        uint64_t    reserved_11_12  : 2;
        uint64_t    queue_head      : 11;
        uint64_t    reserved_24_25  : 2;
        uint64_t    queue_one       : 1;
        uint64_t    queue_val       : 1;
        uint64_t    reserved_28_63  : 36;
#endif
    } sindexload0_cn68xx;

    /**
     * Result For POW Index/Pointer Load (get_rmt == 0/get_des_get_tail == 1)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_52_63  : 12;
        uint64_t    nosched_val     : 1;    /**< - set when there is one or more POW entries on the nosched list. */
        uint64_t    nosched_one     : 1;    /**< - set when there is exactly one POW entry on the nosched list. */
        uint64_t    reserved_49     : 1;
        uint64_t    nosched_head    : 11;    /**< - when nosched_val is set, indicates the first entry on the nosched list. */
        uint64_t    reserved_37     : 1;
        uint64_t    nosched_tail    : 11;    /**< - when nosched_val is set, indicates the last entry on the nosched list. */
        uint64_t    des_val         : 1;    /**< - set when there is one or more descheduled heads on the descheduled list selected by qosgrp. */
        uint64_t    des_one         : 1;    /**< - set when there is exactly one descheduled head on the descheduled list selected by qosgrp. */
        uint64_t    reserved_23     : 1;
        uint64_t    des_head        : 11;    /**< - when des_val is set, indicates the first descheduled head on the descheduled list selected by qosgrp. */
        uint64_t    reserved_11     : 1;
        uint64_t    des_tail        : 11;    /**< - when des_val is set, indicates the last descheduled head on the descheduled list selected by qosgrp. */
#else
        uint64_t    des_tail        : 11;
        uint64_t    reserved_11     : 1;
        uint64_t    des_head        : 11;
        uint64_t    reserved_23     : 1;
        uint64_t    des_one         : 1;
        uint64_t    des_val         : 1;
        uint64_t    nosched_tail    : 11;
        uint64_t    reserved_37     : 1;
        uint64_t    nosched_head    : 11;
        uint64_t    reserved_49     : 1;
        uint64_t    nosched_one     : 1;
        uint64_t    nosched_val     : 1;
        uint64_t    reserved_52_63  : 12;
#endif
    } sindexload1;

    /**
     * Result for SSO Index/Pointer Load(opcode == IPL_FREE0/IPL_FREE1/IPL_FREE2)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_60_63  : 4;
        uint64_t    qnum_head       : 2;    /**< - Subqueue with current head */
        uint64_t    qnum_tail       : 2;    /**< - Subqueue with current tail */
        uint64_t    reserved_28_55  : 28;
        uint64_t    queue_val       : 1;    /**< - If set, one or more valid entries are in the queue. */
        uint64_t    queue_one       : 1;    /**< - If set, exactly one valid entry is in the queue. */
        uint64_t    reserved_24_25  : 2;
        uint64_t    queue_head      : 11;   /**< - Index of entry at the head of the queue. */
        uint64_t    reserved_11_12  : 2;
        uint64_t    queue_tail      : 11;   /**< - Index of entry at the tail of the queue. */
#else
        uint64_t    queue_tail      : 11;
        uint64_t    reserved_11_12  : 2;
        uint64_t    queue_head      : 11;
        uint64_t    reserved_24_25  : 2;
        uint64_t    queue_one       : 1;
        uint64_t    queue_val       : 1;
        uint64_t    reserved_28_55  : 28;
        uint64_t    qnum_tail       : 2;
        uint64_t    qnum_head       : 2;
        uint64_t    reserved_60_63  : 4;
#endif
    } sindexload1_cn68xx;

    /**
     * Result For POW Index/Pointer Load (get_rmt == 1/get_des_get_tail == 0)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_39_63  : 25;
        uint64_t    rmt_is_head     : 1;    /**< Set when this DRAM list is the current head (i.e. is the next to
                                                be reloaded when the POW hardware reloads a POW entry from DRAM). The
                                                POW hardware alternates between the two DRAM lists associated with a QOS
                                                level when it reloads work from DRAM into the POW unit. */
        uint64_t    rmt_val         : 1;    /**< Set when the DRAM portion of the input Q list selected by qosgrp
                                                contains one or more pieces of work. */
        uint64_t    rmt_one         : 1;    /**< Set when the DRAM portion of the input Q list selected by qosgrp
                                                contains exactly one piece of work. */
        uint64_t    rmt_head        : 36;   /**< When rmt_val is set, indicates the first piece of work on the
                                                DRAM input Q list selected by qosgrp. */
#else
        uint64_t    rmt_head        : 36;
        uint64_t    rmt_one         : 1;
        uint64_t    rmt_val         : 1;
        uint64_t    rmt_is_head     : 1;
        uint64_t    reserved_39_63  : 25;
#endif
    } sindexload2;

    /**
     * Result For POW Index/Pointer Load (get_rmt == 1/get_des_get_tail == 1)
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_39_63  : 25;
        uint64_t    rmt_is_head     : 1;    /**< - set when this DRAM list is the current head (i.e. is the next to
                                                be reloaded when the POW hardware reloads a POW entry from DRAM). The
                                                POW hardware alternates between the two DRAM lists associated with a QOS
                                                level when it reloads work from DRAM into the POW unit. */
        uint64_t    rmt_val         : 1;    /**< - set when the DRAM portion of the input Q list selected by qosgrp
                                                contains one or more pieces of work. */
        uint64_t    rmt_one         : 1;    /**< - set when the DRAM portion of the input Q list selected by qosgrp
                                                contains exactly one piece of work. */
        uint64_t    rmt_tail        : 36;   /**< - when rmt_val is set, indicates the last piece of work on the DRAM
                                                input Q list selected by qosgrp. */
#else
        uint64_t    rmt_tail        : 36;
        uint64_t    rmt_one         : 1;
        uint64_t    rmt_val         : 1;
        uint64_t    rmt_is_head     : 1;
        uint64_t    reserved_39_63  : 25;
#endif
    } sindexload3;

    /**
     * Response to NULL_RD request loads
     */
    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    unused  : 62;
        uint64_t    state    : 2;  /**< of type cvmx_pow_tag_type_t. state is one of the following:
                                        - CVMX_POW_TAG_TYPE_ORDERED
                                        - CVMX_POW_TAG_TYPE_ATOMIC
                                        - CVMX_POW_TAG_TYPE_NULL
                                        - CVMX_POW_TAG_TYPE_NULL_NULL */
#else
        uint64_t    state    : 2;
        uint64_t    unused  : 62;
#endif
    } s_null_rd;

} cvmx_pow_tag_load_resp_t;

typedef union {
    uint64_t u64;
    struct {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    reserved_57_63  : 7;
        uint64_t    index           : 11;
        uint64_t    reserved_45     : 1;
        uint64_t    grp             : 6;
        uint64_t    head            : 1;
        uint64_t    tail            : 1;
        uint64_t    reserved_34_36  : 3;
        uint64_t    tag_type        : 2;
        uint64_t    tag             : 32;
#else
        uint64_t    tag             : 32;
        uint64_t    tag_type        : 2;
        uint64_t    reserved_34_36  : 3;
        uint64_t    tail            : 1;
        uint64_t    head            : 1;
        uint64_t    grp             : 6;
        uint64_t    reserved_45     : 1;
        uint64_t    index           : 11;
        uint64_t    reserved_57_63  : 7;
#endif
    } s;
} cvmx_pow_sl_tag_resp_t;

/**
 * This structure describes the address used for stores to the POW.
 *  The store address is meaningful on stores to the POW.  The hardware assumes that an aligned
 *  64-bit store was used for all these stores.
 *  Note the assumption that the work queue entry is aligned on an 8-byte
 *  boundary (since the low-order 3 address bits must be zero).
 *  Note that not all fields are used by all operations.
 *
 *  NOTE: The following is the behavior of the pending switch bit at the PP
 *       for POW stores (i.e. when did<7:3> == 0xc)
 *     - did<2:0> == 0      => pending switch bit is set
 *     - did<2:0> == 1      => no affect on the pending switch bit
 *     - did<2:0> == 3      => pending switch bit is cleared
 *     - did<2:0> == 7      => no affect on the pending switch bit
 *     - did<2:0> == others => must not be used
 *     - No other loads/stores have an affect on the pending switch bit
 *     - The switch bus from POW can clear the pending switch bit
 *
 *  NOTE: did<2:0> == 2 is used by the HW for a special single-cycle ADDWQ command
 *  that only contains the pointer). SW must never use did<2:0> == 2.
 */
typedef union
{
    /**
     * Unsigned 64 bit integer representation of store address
     */
    uint64_t u64;

    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    mem_reg         : 2;    /**< Memory region.  Should be CVMX_IO_SEG in most cases */
        uint64_t    reserved_49_61  : 13;   /**< Must be zero */
        uint64_t    is_io           : 1;    /**< Must be one */
        uint64_t    did             : 8;    /**< Device ID of POW.  Note that different sub-dids are used. */
        uint64_t    reserved_36_39  : 4;    /**< Must be zero */
        uint64_t    addr            : 36;   /**< Address field. addr<2:0> must be zero */
#else
        uint64_t    addr            : 36;
        uint64_t    reserved_36_39  : 4;
        uint64_t    did             : 8;
        uint64_t    is_io           : 1;
        uint64_t    reserved_49_61  : 13;
        uint64_t    mem_reg         : 2;
#endif
    } stag;
} cvmx_pow_tag_store_addr_t;

/**
 * decode of the store data when an IOBDMA SENDSINGLE is sent to POW
 */
typedef union
{
    uint64_t u64;

    struct
    {
#ifdef __BIG_ENDIAN_BITFIELD
        uint64_t    scraddr : 8;    /**< the (64-bit word) location in scratchpad to write to (if len != 0) */
        uint64_t    len     : 8;    /**< the number of words in the response (0 => no response) */
        uint64_t    did     : 8;    /**< the ID of the device on the non-coherent bus */
        uint64_t    unused  :36;
        uint64_t    wait    : 1;    /**< if set, don't return load response until work is available */
        uint64_t    unused2 : 3;
#else
        uint64_t    unused2 : 3;
        uint64_t    wait    : 1;
        uint64_t    unused  :36;
        uint64_t    did     : 8;
        uint64_t    len     : 8;
        uint64_t    scraddr : 8;
#endif
    } s;

} cvmx_pow_iobdma_store_t;


/* CSR typedefs have been moved to cvmx-pow-defs.h */

/**
 * Get the POW tag for this core. This returns the current
 * tag type, tag, group, and POW entry index associated with
 * this core. Index is only valid if the tag type isn't NULL_NULL.
 * If a tag switch is pending this routine returns the tag before
 * the tag switch, not after.
 *
 * @return Current tag
 */
static inline cvmx_pow_tag_info_t cvmx_pow_get_current_tag(void)
{
    cvmx_pow_load_addr_t load_addr;
    cvmx_pow_tag_info_t result;

    if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE)) {
        cvmx_pow_sl_tag_resp_t load_resp;
        load_addr.u64 = 0;
        load_addr.sstatus_cn68xx.mem_region = CVMX_IO_SEG;
        load_addr.sstatus_cn68xx.is_io = 1;
        load_addr.sstatus_cn68xx.did = CVMX_OCT_DID_TAG_TAG5;
        load_addr.sstatus_cn68xx.coreid = cvmx_get_core_num();
        load_addr.sstatus_cn68xx.opcode = 3;
        load_resp.u64 = cvmx_read_csr(load_addr.u64);
        result.grp = load_resp.s.grp;
        result.index = load_resp.s.index;
        result.tag_type = load_resp.s.tag_type;
        result.tag = load_resp.s.tag;
    } else {
        cvmx_pow_tag_load_resp_t load_resp;
        load_addr.u64 = 0;
        load_addr.sstatus.mem_region = CVMX_IO_SEG;
        load_addr.sstatus.is_io = 1;
        load_addr.sstatus.did = CVMX_OCT_DID_TAG_TAG1;
        load_addr.sstatus.coreid = cvmx_get_core_num();
        load_addr.sstatus.get_cur = 1;
        load_resp.u64 = cvmx_read_csr(load_addr.u64);
        result.grp = load_resp.s_sstatus2.grp;
        result.index = load_resp.s_sstatus2.index;
        result.tag_type = load_resp.s_sstatus2.tag_type;
        result.tag = load_resp.s_sstatus2.tag;
    }
    return result;
}

/**
 * Get the POW WQE for this core. This returns the work queue
 * entry currently associated with this core.
 *
 * @return WQE pointer
 */
static inline cvmx_wqe_t *cvmx_pow_get_current_wqp(void)
{
    cvmx_pow_load_addr_t load_addr;
    cvmx_pow_tag_load_resp_t load_resp;

    if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE)) {
        load_addr.u64 = 0;
        load_addr.sstatus_cn68xx.mem_region = CVMX_IO_SEG;
        load_addr.sstatus_cn68xx.is_io = 1;
        load_addr.sstatus_cn68xx.did = CVMX_OCT_DID_TAG_TAG5;
        load_addr.sstatus_cn68xx.coreid = cvmx_get_core_num();
        load_addr.sstatus_cn68xx.opcode = 3;
        load_resp.u64 = cvmx_read_csr(load_addr.u64);
        if (load_resp.s_sstatus3_cn68xx.wqp)
            return (cvmx_wqe_t*)cvmx_phys_to_ptr(load_resp.s_sstatus3_cn68xx.wqp);
        else
            return (cvmx_wqe_t*)0;
    } else {
        load_addr.u64 = 0;
        load_addr.sstatus.mem_region = CVMX_IO_SEG;
        load_addr.sstatus.is_io = 1;
        load_addr.sstatus.did = CVMX_OCT_DID_TAG_TAG1;
        load_addr.sstatus.coreid = cvmx_get_core_num();
        load_addr.sstatus.get_cur = 1;
        load_addr.sstatus.get_wqp = 1;
        load_resp.u64 = cvmx_read_csr(load_addr.u64);
        return (cvmx_wqe_t*)cvmx_phys_to_ptr(load_resp.s_sstatus4.wqp);
    }
}


/**
 * @INTERNAL
 * Print a warning if a tag switch is pending for this core
 *
 * @param function Function name checking for a pending tag switch
 */
static inline void __cvmx_pow_warn_if_pending_switch(const char *function)
{
    uint64_t switch_complete;
    CVMX_MF_CHORD(switch_complete);
    cvmx_warn_if(!switch_complete, "%s called with tag switch in progress\n", function);
}


/**
 * Waits for a tag switch to complete by polling the completion bit.
 * Note that switches to NULL complete immediately and do not need
 * to be waited for.
 */
static inline void cvmx_pow_tag_sw_wait(void)
{
    const uint64_t MAX_CYCLES = 1ull<<31;
    uint64_t switch_complete;
    uint64_t start_cycle = cvmx_get_cycle();
    while (1)
    {
        CVMX_MF_CHORD(switch_complete);
        if (cvmx_unlikely(switch_complete))
            break;
        if (cvmx_unlikely(cvmx_get_cycle() > start_cycle + MAX_CYCLES))
        {
            cvmx_dprintf("WARNING: Tag switch is taking a long time, possible deadlock\n");
            start_cycle = -MAX_CYCLES-1;
        }
    }
}


/**
 * Synchronous work request.  Requests work from the POW.
 * This function does NOT wait for previous tag switches to complete,
 * so the caller must ensure that there is not a pending tag switch.
 *
 * @param wait   When set, call stalls until work becomes avaiable, or times out.
 *               If not set, returns immediately.
 *
 * @return Returns the WQE pointer from POW. Returns NULL if no work was available.
 */
static inline cvmx_wqe_t * cvmx_pow_work_request_sync_nocheck(cvmx_pow_wait_t wait)
{
    cvmx_pow_load_addr_t ptr;
    cvmx_pow_tag_load_resp_t result;

    if (CVMX_ENABLE_POW_CHECKS)
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);

    ptr.u64 = 0;
    ptr.swork.mem_region = CVMX_IO_SEG;
    ptr.swork.is_io = 1;
    ptr.swork.did = CVMX_OCT_DID_TAG_SWTAG;
    ptr.swork.wait = wait;

    result.u64 = cvmx_read_csr(ptr.u64);

    if (result.s_work.no_work)
        return NULL;
    else
        return (cvmx_wqe_t*)cvmx_phys_to_ptr(result.s_work.addr);
}


/**
 * Synchronous work request.  Requests work from the POW.
 * This function waits for any previous tag switch to complete before
 * requesting the new work.
 *
 * @param wait   When set, call stalls until work becomes avaiable, or times out.
 *               If not set, returns immediately.
 *
 * @return Returns the WQE pointer from POW. Returns NULL if no work was available.
 */
static inline cvmx_wqe_t * cvmx_pow_work_request_sync(cvmx_pow_wait_t wait)
{
    if (CVMX_ENABLE_POW_CHECKS)
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);

    /* Must not have a switch pending when requesting work */
    cvmx_pow_tag_sw_wait();
    return(cvmx_pow_work_request_sync_nocheck(wait));

}


/**
 * Synchronous null_rd request.  Requests a switch out of NULL_NULL POW state.
 * This function waits for any previous tag switch to complete before
 * requesting the null_rd.
 *
 * @return Returns the POW state of type cvmx_pow_tag_type_t.
 */
static inline cvmx_pow_tag_type_t cvmx_pow_work_request_null_rd(void)
{
    cvmx_pow_load_addr_t ptr;
    cvmx_pow_tag_load_resp_t result;

    if (CVMX_ENABLE_POW_CHECKS)
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);

    /* Must not have a switch pending when requesting work */
    cvmx_pow_tag_sw_wait();

    ptr.u64 = 0;
    ptr.snull_rd.mem_region = CVMX_IO_SEG;
    ptr.snull_rd.is_io = 1;
    ptr.snull_rd.did = CVMX_OCT_DID_TAG_NULL_RD;

    result.u64 = cvmx_read_csr(ptr.u64);

    return (cvmx_pow_tag_type_t)result.s_null_rd.state;
}


/**
 * Asynchronous work request.  Work is requested from the POW unit, and should later
 * be checked with function cvmx_pow_work_response_async.
 * This function does NOT wait for previous tag switches to complete,
 * so the caller must ensure that there is not a pending tag switch.
 *
 * @param scr_addr Scratch memory address that response will be returned to,
 *                  which is either a valid WQE, or a response with the invalid bit set.
 *                  Byte address, must be 8 byte aligned.
 * @param wait      1 to cause response to wait for work to become available (or timeout)
 *                  0 to cause response to return immediately
 */
static inline void cvmx_pow_work_request_async_nocheck(int scr_addr, cvmx_pow_wait_t wait)
{
    cvmx_pow_iobdma_store_t data;

    if (CVMX_ENABLE_POW_CHECKS)
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);

    /* scr_addr must be 8 byte aligned */
    data.u64 = 0;
    data.s.scraddr = scr_addr >> 3;
    data.s.len = 1;
    data.s.did = CVMX_OCT_DID_TAG_SWTAG;
    data.s.wait = wait;
    cvmx_send_single(data.u64);
}
/**
 * Asynchronous work request.  Work is requested from the POW unit, and should later
 * be checked with function cvmx_pow_work_response_async.
 * This function waits for any previous tag switch to complete before
 * requesting the new work.
 *
 * @param scr_addr Scratch memory address that response will be returned to,
 *                  which is either a valid WQE, or a response with the invalid bit set.
 *                  Byte address, must be 8 byte aligned.
 * @param wait      1 to cause response to wait for work to become available (or timeout)
 *                  0 to cause response to return immediately
 */
static inline void cvmx_pow_work_request_async(int scr_addr, cvmx_pow_wait_t wait)
{
    if (CVMX_ENABLE_POW_CHECKS)
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);

    /* Must not have a switch pending when requesting work */
    cvmx_pow_tag_sw_wait();
    cvmx_pow_work_request_async_nocheck(scr_addr, wait);
}


/**
 * Gets result of asynchronous work request.  Performs a IOBDMA sync
 * to wait for the response.
 *
 * @param scr_addr Scratch memory address to get result from
 *                  Byte address, must be 8 byte aligned.
 * @return Returns the WQE from the scratch register, or NULL if no work was available.
 */
static inline cvmx_wqe_t * cvmx_pow_work_response_async(int scr_addr)
{
    cvmx_pow_tag_load_resp_t result;

    CVMX_SYNCIOBDMA;
    result.u64 = cvmx_scratch_read64(scr_addr);

    if (result.s_work.no_work)
        return NULL;
    else
        return (cvmx_wqe_t*)cvmx_phys_to_ptr(result.s_work.addr);
}


/**
 * Checks if a work queue entry pointer returned by a work
 * request is valid.  It may be invalid due to no work
 * being available or due to a timeout.
 *
 * @param wqe_ptr pointer to a work queue entry returned by the POW
 *
 * @return 0 if pointer is valid
 *         1 if invalid (no work was returned)
 */
static inline uint64_t cvmx_pow_work_invalid(cvmx_wqe_t *wqe_ptr)
{
    return (wqe_ptr == NULL);
}



/**
 * Starts a tag switch to the provided tag value and tag type.  Completion for
 * the tag switch must be checked for separately.
 * This function does NOT update the
 * work queue entry in dram to match tag value and type, so the application must
 * keep track of these if they are important to the application.
 * This tag switch command must not be used for switches to NULL, as the tag
 * switch pending bit will be set by the switch request, but never cleared by the
 * hardware.
 *
 * NOTE: This should not be used when switching from a NULL tag.  Use
 * cvmx_pow_tag_sw_full() instead.
 *
 * This function does no checks, so the caller must ensure that any previous tag
 * switch has completed.
 *
 * @param tag      new tag value
 * @param tag_type new tag type (ordered or atomic)
 */
static inline void cvmx_pow_tag_sw_nocheck(uint32_t tag, cvmx_pow_tag_type_t tag_type)
{
    cvmx_addr_t ptr;
    cvmx_pow_tag_req_t tag_req;

    if (CVMX_ENABLE_POW_CHECKS)
    {
        cvmx_pow_tag_info_t current_tag;
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);
        current_tag = cvmx_pow_get_current_tag();
        cvmx_warn_if(current_tag.tag_type == CVMX_POW_TAG_TYPE_NULL_NULL, "%s called with NULL_NULL tag\n", __FUNCTION__);
        cvmx_warn_if(current_tag.tag_type == CVMX_POW_TAG_TYPE_NULL, "%s called with NULL tag\n", __FUNCTION__);
        cvmx_warn_if((current_tag.tag_type == tag_type) && (current_tag.tag == tag), "%s called to perform a tag switch to the same tag\n", __FUNCTION__);
        cvmx_warn_if(tag_type == CVMX_POW_TAG_TYPE_NULL, "%s called to perform a tag switch to NULL. Use cvmx_pow_tag_sw_null() instead\n", __FUNCTION__);
    }

    /* Note that WQE in DRAM is not updated here, as the POW does not read from DRAM
    ** once the WQE is in flight.  See hardware manual for complete details.
    ** It is the application's responsibility to keep track of the current tag
    ** value if that is important.
    */

    tag_req.u64 = 0;
    if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE)) {
        tag_req.s_cn68xx_other.op = CVMX_POW_TAG_OP_SWTAG;
        tag_req.s_cn68xx_other.tag = tag;
        tag_req.s_cn68xx_other.type = tag_type;
    } else {
        tag_req.s_cn38xx.op = CVMX_POW_TAG_OP_SWTAG;
        tag_req.s_cn38xx.tag = tag;
        tag_req.s_cn38xx.type = tag_type;
    }

    ptr.u64 = 0;
    ptr.sio.mem_region = CVMX_IO_SEG;
    ptr.sio.is_io = 1;
    ptr.sio.did = CVMX_OCT_DID_TAG_SWTAG;

    /* once this store arrives at POW, it will attempt the switch
       software must wait for the switch to complete separately */
    cvmx_write_io(ptr.u64, tag_req.u64);
}


/**
 * Starts a tag switch to the provided tag value and tag type.  Completion for
 * the tag switch must be checked for separately.
 * This function does NOT update the
 * work queue entry in dram to match tag value and type, so the application must
 * keep track of these if they are important to the application.
 * This tag switch command must not be used for switches to NULL, as the tag
 * switch pending bit will be set by the switch request, but never cleared by the
 * hardware.
 *
 * NOTE: This should not be used when switching from a NULL tag.  Use
 * cvmx_pow_tag_sw_full() instead.
 *
 * This function waits for any previous tag switch to complete, and also
 * displays an error on tag switches to NULL.
 *
 * @param tag      new tag value
 * @param tag_type new tag type (ordered or atomic)
 */
static inline void cvmx_pow_tag_sw(uint32_t tag, cvmx_pow_tag_type_t tag_type)
{
    if (CVMX_ENABLE_POW_CHECKS)
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);

    /* Note that WQE in DRAM is not updated here, as the POW does not read from DRAM
    ** once the WQE is in flight.  See hardware manual for complete details.
    ** It is the application's responsibility to keep track of the current tag
    ** value if that is important.
    */

    /* Ensure that there is not a pending tag switch, as a tag switch cannot be started
    ** if a previous switch is still pending.  */
    cvmx_pow_tag_sw_wait();
    cvmx_pow_tag_sw_nocheck(tag, tag_type);
}


/**
 * Starts a tag switch to the provided tag value and tag type.  Completion for
 * the tag switch must be checked for separately.
 * This function does NOT update the
 * work queue entry in dram to match tag value and type, so the application must
 * keep track of these if they are important to the application.
 * This tag switch command must not be used for switches to NULL, as the tag
 * switch pending bit will be set by the switch request, but never cleared by the
 * hardware.
 *
 * This function must be used for tag switches from NULL.
 *
 * This function does no checks, so the caller must ensure that any previous tag
 * switch has completed.
 *
 * @param wqp      pointer to work queue entry to submit.  This entry is updated to match the other parameters
 * @param tag      tag value to be assigned to work queue entry
 * @param tag_type type of tag
 * @param group      group value for the work queue entry.
 */
static inline void cvmx_pow_tag_sw_full_nocheck(cvmx_wqe_t *wqp, uint32_t tag, cvmx_pow_tag_type_t tag_type, uint64_t group)
{
    cvmx_addr_t ptr;
    cvmx_pow_tag_req_t tag_req;

    if (CVMX_ENABLE_POW_CHECKS)
    {
        cvmx_pow_tag_info_t current_tag;
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);
        current_tag = cvmx_pow_get_current_tag();
        cvmx_warn_if(current_tag.tag_type == CVMX_POW_TAG_TYPE_NULL_NULL, "%s called with NULL_NULL tag\n", __FUNCTION__);
        cvmx_warn_if((current_tag.tag_type == tag_type) && (current_tag.tag == tag), "%s called to perform a tag switch to the same tag\n", __FUNCTION__);
        cvmx_warn_if(tag_type == CVMX_POW_TAG_TYPE_NULL, "%s called to perform a tag switch to NULL. Use cvmx_pow_tag_sw_null() instead\n", __FUNCTION__);
        if ((wqp != cvmx_phys_to_ptr(0x80)) && cvmx_pow_get_current_wqp())
            cvmx_warn_if(wqp != cvmx_pow_get_current_wqp(), "%s passed WQE(%p) doesn't match the address in the POW(%p)\n", __FUNCTION__, wqp, cvmx_pow_get_current_wqp());
    }

    /* Note that WQE in DRAM is not updated here, as the POW does not read from DRAM
    ** once the WQE is in flight.  See hardware manual for complete details.
    ** It is the application's responsibility to keep track of the current tag
    ** value if that is important.
    */

    tag_req.u64 = 0;
    if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE)) {
        tag_req.s_cn68xx_other.op = CVMX_POW_TAG_OP_SWTAG_FULL;
        tag_req.s_cn68xx_other.tag = tag;
        tag_req.s_cn68xx_other.type = tag_type;
        tag_req.s_cn68xx_other.grp = group;
    } else {
        tag_req.s_cn38xx.op = CVMX_POW_TAG_OP_SWTAG_FULL;
        tag_req.s_cn38xx.tag = tag;
        tag_req.s_cn38xx.type = tag_type;
        tag_req.s_cn38xx.grp = group;
    }

    ptr.u64 = 0;
    ptr.sio.mem_region = CVMX_IO_SEG;
    ptr.sio.is_io = 1;
    ptr.sio.did = CVMX_OCT_DID_TAG_SWTAG;
    ptr.sio.offset = CAST64(wqp);

    /* once this store arrives at POW, it will attempt the switch
       software must wait for the switch to complete separately */
    cvmx_write_io(ptr.u64, tag_req.u64);
}


/**
 * Starts a tag switch to the provided tag value and tag type.  Completion for
 * the tag switch must be checked for separately.
 * This function does NOT update the
 * work queue entry in dram to match tag value and type, so the application must
 * keep track of these if they are important to the application.
 * This tag switch command must not be used for switches to NULL, as the tag
 * switch pending bit will be set by the switch request, but never cleared by the
 * hardware.
 *
 * This function must be used for tag switches from NULL.
 *
 * This function waits for any pending tag switches to complete
 * before requesting the tag switch.
 *
 * @param wqp      pointer to work queue entry to submit.  This entry is updated to match the other parameters
 * @param tag      tag value to be assigned to work queue entry
 * @param tag_type type of tag
 * @param group      group value for the work queue entry.
 */
static inline void cvmx_pow_tag_sw_full(cvmx_wqe_t *wqp, uint32_t tag, cvmx_pow_tag_type_t tag_type, uint64_t group)
{
    if (CVMX_ENABLE_POW_CHECKS)
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);

    /* Ensure that there is not a pending tag switch, as a tag switch cannot be started
    ** if a previous switch is still pending.  */
    cvmx_pow_tag_sw_wait();
    cvmx_pow_tag_sw_full_nocheck(wqp, tag, tag_type, group);
}


/**
 * Switch to a NULL tag, which ends any ordering or
 * synchronization provided by the POW for the current
 * work queue entry.  This operation completes immediately,
 * so completion should not be waited for.
 * This function does NOT wait for previous tag switches to complete,
 * so the caller must ensure that any previous tag switches have completed.
 */
static inline void cvmx_pow_tag_sw_null_nocheck(void)
{
    cvmx_addr_t ptr;
    cvmx_pow_tag_req_t tag_req;

    if (CVMX_ENABLE_POW_CHECKS)
    {
        cvmx_pow_tag_info_t current_tag;
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);
        current_tag = cvmx_pow_get_current_tag();
        cvmx_warn_if(current_tag.tag_type == CVMX_POW_TAG_TYPE_NULL_NULL, "%s called with NULL_NULL tag\n", __FUNCTION__);
        cvmx_warn_if(current_tag.tag_type == CVMX_POW_TAG_TYPE_NULL, "%s called when we already have a NULL tag\n", __FUNCTION__);
    }

    tag_req.u64 = 0;
    if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE)) {
        tag_req.s_cn68xx_other.op = CVMX_POW_TAG_OP_SWTAG;
        tag_req.s_cn68xx_other.type = CVMX_POW_TAG_TYPE_NULL;
    } else {
        tag_req.s_cn38xx.op = CVMX_POW_TAG_OP_SWTAG;
        tag_req.s_cn38xx.type = CVMX_POW_TAG_TYPE_NULL;
    }


    ptr.u64 = 0;
    ptr.sio.mem_region = CVMX_IO_SEG;
    ptr.sio.is_io = 1;
    ptr.sio.did = CVMX_OCT_DID_TAG_TAG1;


    cvmx_write_io(ptr.u64, tag_req.u64);

    /* switch to NULL completes immediately */
}

/**
 * Switch to a NULL tag, which ends any ordering or
 * synchronization provided by the POW for the current
 * work queue entry.  This operation completes immediatly,
 * so completion should not be waited for.
 * This function waits for any pending tag switches to complete
 * before requesting the switch to NULL.
 */
static inline void cvmx_pow_tag_sw_null(void)
{
    if (CVMX_ENABLE_POW_CHECKS)
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);

    /* Ensure that there is not a pending tag switch, as a tag switch cannot be started
    ** if a previous switch is still pending.  */
    cvmx_pow_tag_sw_wait();
    cvmx_pow_tag_sw_null_nocheck();

    /* switch to NULL completes immediately */
}



/**
 * Submits work to an input queue.  This function updates the work queue entry in DRAM to match
 * the arguments given.
 * Note that the tag provided is for the work queue entry submitted, and is unrelated to the tag that
 * the core currently holds.
 *
 * @param wqp      pointer to work queue entry to submit.  This entry is updated to match the other parameters
 * @param tag      tag value to be assigned to work queue entry
 * @param tag_type type of tag
 * @param qos      Input queue to add to.
 * @param grp      group value for the work queue entry.
 */
static inline void cvmx_pow_work_submit(cvmx_wqe_t *wqp, uint32_t tag, cvmx_pow_tag_type_t tag_type, uint64_t qos, uint64_t grp)
{
    cvmx_addr_t ptr;
    cvmx_pow_tag_req_t tag_req;

    tag_req.u64 = 0;

    wqp->word1.s.tag = tag;
    wqp->word1.s.tag_type = tag_type;

    if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE)) {
        /* Reset all reserved bits */
        wqp->word1.cn68xx.zero_0 = 0;
        wqp->word1.cn68xx.zero_1 = 0;
        wqp->word1.cn68xx.zero_2 = 0;
        wqp->word1.cn68xx.qos = qos;
        wqp->word1.cn68xx.grp = grp;

        tag_req.s_cn68xx_add.op = CVMX_POW_TAG_OP_ADDWQ;
        tag_req.s_cn68xx_add.type = tag_type;
        tag_req.s_cn68xx_add.tag = tag;
        tag_req.s_cn68xx_add.qos = qos;
        tag_req.s_cn68xx_add.grp = grp;
    } else {
        /* Reset all reserved bits */
        wqp->word1.cn38xx.zero_2 = 0;
        wqp->word1.cn38xx.qos = qos;
        wqp->word1.cn38xx.grp = grp;

        tag_req.s_cn38xx.op = CVMX_POW_TAG_OP_ADDWQ;
        tag_req.s_cn38xx.type = tag_type;
        tag_req.s_cn38xx.tag = tag;
        tag_req.s_cn38xx.qos = qos;
        tag_req.s_cn38xx.grp = grp;
    }

    ptr.u64 = 0;
    ptr.sio.mem_region = CVMX_IO_SEG;
    ptr.sio.is_io = 1;
    ptr.sio.did = CVMX_OCT_DID_TAG_TAG1;
    ptr.sio.offset = cvmx_ptr_to_phys(wqp);

    /* SYNC write to memory before the work submit.  This is necessary
    ** as POW may read values from DRAM at this time */
    CVMX_SYNCWS;
    cvmx_write_io(ptr.u64, tag_req.u64);
}



/**
 * This function sets the group mask for a core.  The group mask
 * indicates which groups each core will accept work from. There are
 * 16 groups.
 *
 * @param core_num   core to apply mask to
 * @param mask   Group mask. There are 16 groups, so only bits 0-15 are valid,
 *               representing groups 0-15.
 *               Each 1 bit in the mask enables the core to accept work from
 *               the corresponding group.
 */
static inline void cvmx_pow_set_group_mask(uint64_t core_num, uint64_t mask)
{

    if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
    {
        cvmx_sso_ppx_grp_msk_t grp_msk;
        grp_msk.s.grp_msk = mask;
        cvmx_write_csr(CVMX_SSO_PPX_GRP_MSK(core_num), grp_msk.u64);
    }
    else
    {
        cvmx_pow_pp_grp_mskx_t grp_msk;
        grp_msk.u64 = cvmx_read_csr(CVMX_POW_PP_GRP_MSKX(core_num));
        grp_msk.s.grp_msk = mask;
        cvmx_write_csr(CVMX_POW_PP_GRP_MSKX(core_num), grp_msk.u64);
    }
}

/**
 * This function sets POW static priorities for a core. Each input queue has
 * an associated priority value.
 *
 * @param core_num   core to apply priorities to
 * @param priority   Vector of 8 priorities, one per POW Input Queue (0-7).
 *                   Highest priority is 0 and lowest is 7. A priority value
 *                   of 0xF instructs POW to skip the Input Queue when
 *                   scheduling to this specific core.
 *                   NOTE: priorities should not have gaps in values, meaning
 *                         {0,1,1,1,1,1,1,1} is a valid configuration while
 *                         {0,2,2,2,2,2,2,2} is not.
 */
static inline void cvmx_pow_set_priority(uint64_t core_num, const uint8_t priority[])
{
    if (OCTEON_IS_MODEL(OCTEON_CN3XXX))
        return;

    /* Detect gaps between priorities and flag error */
    {
        int i;
        uint32_t prio_mask = 0;

        for(i=0; i<8; i++)
            if (priority[i] != 0xF)
                prio_mask |= 1<<priority[i];

        if ( prio_mask ^ ((1<<cvmx_pop(prio_mask)) - 1))
        {
            cvmx_dprintf("ERROR: POW static priorities should be contiguous (0x%llx)\n", (unsigned long long)prio_mask);
            return;
        }
    }

    /* POW priorities are supported on CN5xxx and later */
    if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE))
    {
        cvmx_sso_ppx_qos_pri_t qos_pri;

        qos_pri.u64 = cvmx_read_csr(CVMX_SSO_PPX_QOS_PRI(core_num));
        qos_pri.s.qos0_pri = priority[0]; 
        qos_pri.s.qos1_pri = priority[1]; 
        qos_pri.s.qos2_pri = priority[2]; 
        qos_pri.s.qos3_pri = priority[3]; 
        qos_pri.s.qos4_pri = priority[4]; 
        qos_pri.s.qos5_pri = priority[5]; 
        qos_pri.s.qos6_pri = priority[6]; 
        qos_pri.s.qos7_pri = priority[7]; 
        cvmx_write_csr(CVMX_SSO_PPX_QOS_PRI(core_num), qos_pri.u64);
    }
    else
    {
        cvmx_pow_pp_grp_mskx_t grp_msk;

        grp_msk.u64 = cvmx_read_csr(CVMX_POW_PP_GRP_MSKX(core_num));
        grp_msk.s.qos0_pri = priority[0];
        grp_msk.s.qos1_pri = priority[1];
        grp_msk.s.qos2_pri = priority[2];
        grp_msk.s.qos3_pri = priority[3];
        grp_msk.s.qos4_pri = priority[4];
        grp_msk.s.qos5_pri = priority[5];
        grp_msk.s.qos6_pri = priority[6];
        grp_msk.s.qos7_pri = priority[7];

        cvmx_write_csr(CVMX_POW_PP_GRP_MSKX(core_num), grp_msk.u64);
    }
}

/**
 * Performs a tag switch and then an immediate deschedule. This completes
 * immediately, so completion must not be waited for.  This function does NOT
 * update the wqe in DRAM to match arguments.
 *
 * This function does NOT wait for any prior tag switches to complete, so the
 * calling code must do this.
 *
 * Note the following CAVEAT of the Octeon HW behavior when
 * re-scheduling DE-SCHEDULEd items whose (next) state is
 * ORDERED:
 *   - If there are no switches pending at the time that the
 *     HW executes the de-schedule, the HW will only re-schedule
 *     the head of the FIFO associated with the given tag. This
 *     means that in many respects, the HW treats this ORDERED
 *     tag as an ATOMIC tag. Note that in the SWTAG_DESCH
 *     case (to an ORDERED tag), the HW will do the switch
 *     before the deschedule whenever it is possible to do
 *     the switch immediately, so it may often look like
 *     this case.
 *   - If there is a pending switch to ORDERED at the time
 *     the HW executes the de-schedule, the HW will perform
 *     the switch at the time it re-schedules, and will be
 *     able to reschedule any/all of the entries with the
 *     same tag.
 * Due to this behavior, the RECOMMENDATION to software is
 * that they have a (next) state of ATOMIC when they
 * DE-SCHEDULE. If an ORDERED tag is what was really desired,
 * SW can choose to immediately switch to an ORDERED tag
 * after the work (that has an ATOMIC tag) is re-scheduled.
 * Note that since there are never any tag switches pending
 * when the HW re-schedules, this switch can be IMMEDIATE upon
 * the reception of the pointer during the re-schedule.
 *
 * @param tag      New tag value
 * @param tag_type New tag type
 * @param group    New group value
 * @param no_sched Control whether this work queue entry will be rescheduled.
 *                 - 1 : don't schedule this work
 *                 - 0 : allow this work to be scheduled.
 */
static inline void cvmx_pow_tag_sw_desched_nocheck(uint32_t tag, cvmx_pow_tag_type_t tag_type, uint64_t group, uint64_t no_sched)
{
    cvmx_addr_t ptr;
    cvmx_pow_tag_req_t tag_req;

    if (CVMX_ENABLE_POW_CHECKS)
    {
        cvmx_pow_tag_info_t current_tag;
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);
        current_tag = cvmx_pow_get_current_tag();
        cvmx_warn_if(current_tag.tag_type == CVMX_POW_TAG_TYPE_NULL_NULL, "%s called with NULL_NULL tag\n", __FUNCTION__);
        cvmx_warn_if(current_tag.tag_type == CVMX_POW_TAG_TYPE_NULL, "%s called with NULL tag. Deschedule not allowed from NULL state\n", __FUNCTION__);
        cvmx_warn_if((current_tag.tag_type != CVMX_POW_TAG_TYPE_ATOMIC) && (tag_type != CVMX_POW_TAG_TYPE_ATOMIC), "%s called where neither the before or after tag is ATOMIC\n", __FUNCTION__);
    }

    tag_req.u64 = 0;
    if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE)) {
        tag_req.s_cn68xx_other.op = CVMX_POW_TAG_OP_SWTAG_DESCH;
        tag_req.s_cn68xx_other.tag = tag;
        tag_req.s_cn68xx_other.type = tag_type;
        tag_req.s_cn68xx_other.grp = group;
        tag_req.s_cn68xx_other.no_sched = no_sched;
    } else {
        tag_req.s_cn38xx.op = CVMX_POW_TAG_OP_SWTAG_DESCH;
        tag_req.s_cn38xx.tag = tag;
        tag_req.s_cn38xx.type = tag_type;
        tag_req.s_cn38xx.grp = group;
        tag_req.s_cn38xx.no_sched = no_sched;
    }

    ptr.u64 = 0;
    ptr.sio.mem_region = CVMX_IO_SEG;
    ptr.sio.is_io = 1;
    ptr.sio.did = CVMX_OCT_DID_TAG_TAG3;

    cvmx_write_io(ptr.u64, tag_req.u64); /* since TAG3 is used, this store will clear the local pending switch bit */
}
/**
 * Performs a tag switch and then an immediate deschedule. This completes
 * immediately, so completion must not be waited for.  This function does NOT
 * update the wqe in DRAM to match arguments.
 *
 * This function waits for any prior tag switches to complete, so the
 * calling code may call this function with a pending tag switch.
 *
 * Note the following CAVEAT of the Octeon HW behavior when
 * re-scheduling DE-SCHEDULEd items whose (next) state is
 * ORDERED:
 *   - If there are no switches pending at the time that the
 *     HW executes the de-schedule, the HW will only re-schedule
 *     the head of the FIFO associated with the given tag. This
 *     means that in many respects, the HW treats this ORDERED
 *     tag as an ATOMIC tag. Note that in the SWTAG_DESCH
 *     case (to an ORDERED tag), the HW will do the switch
 *     before the deschedule whenever it is possible to do
 *     the switch immediately, so it may often look like
 *     this case.
 *   - If there is a pending switch to ORDERED at the time
 *     the HW executes the de-schedule, the HW will perform
 *     the switch at the time it re-schedules, and will be
 *     able to reschedule any/all of the entries with the
 *     same tag.
 * Due to this behavior, the RECOMMENDATION to software is
 * that they have a (next) state of ATOMIC when they
 * DE-SCHEDULE. If an ORDERED tag is what was really desired,
 * SW can choose to immediately switch to an ORDERED tag
 * after the work (that has an ATOMIC tag) is re-scheduled.
 * Note that since there are never any tag switches pending
 * when the HW re-schedules, this switch can be IMMEDIATE upon
 * the reception of the pointer during the re-schedule.
 *
 * @param tag      New tag value
 * @param tag_type New tag type
 * @param group    New group value
 * @param no_sched Control whether this work queue entry will be rescheduled.
 *                 - 1 : don't schedule this work
 *                 - 0 : allow this work to be scheduled.
 */
static inline void cvmx_pow_tag_sw_desched(uint32_t tag, cvmx_pow_tag_type_t tag_type, uint64_t group, uint64_t no_sched)
{
    if (CVMX_ENABLE_POW_CHECKS)
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);

    /* Need to make sure any writes to the work queue entry are complete */
    CVMX_SYNCWS;
    /* Ensure that there is not a pending tag switch, as a tag switch cannot be started
    ** if a previous switch is still pending.  */
    cvmx_pow_tag_sw_wait();
    cvmx_pow_tag_sw_desched_nocheck(tag, tag_type, group, no_sched);
}





/**
 * Descchedules the current work queue entry.
 *
 * @param no_sched no schedule flag value to be set on the work queue entry.  If this is set
 *                 the entry will not be rescheduled.
 */
static inline void cvmx_pow_desched(uint64_t no_sched)
{
    cvmx_addr_t ptr;
    cvmx_pow_tag_req_t tag_req;

    if (CVMX_ENABLE_POW_CHECKS)
    {
        cvmx_pow_tag_info_t current_tag;
        __cvmx_pow_warn_if_pending_switch(__FUNCTION__);
        current_tag = cvmx_pow_get_current_tag();
        cvmx_warn_if(current_tag.tag_type == CVMX_POW_TAG_TYPE_NULL_NULL, "%s called with NULL_NULL tag\n", __FUNCTION__);
        cvmx_warn_if(current_tag.tag_type == CVMX_POW_TAG_TYPE_NULL, "%s called with NULL tag. Deschedule not expected from NULL state\n", __FUNCTION__);
    }

    /* Need to make sure any writes to the work queue entry are complete */
    CVMX_SYNCWS;

    tag_req.u64 = 0;
    if (octeon_has_feature(OCTEON_FEATURE_CN68XX_WQE)) {
        tag_req.s_cn68xx_other.op = CVMX_POW_TAG_OP_DESCH;
        tag_req.s_cn68xx_other.no_sched = no_sched;
    } else {
        tag_req.s_cn38xx.op = CVMX_POW_TAG_OP_DESCH;
        tag_req.s_cn38xx.no_sched = no_sched;
    }

    ptr.u64 = 0;
    ptr.sio.mem_region = CVMX_IO_SEG;
    ptr.sio.is_io = 1;
    ptr.sio.did = CVMX_OCT_DID_TAG_TAG3;

    cvmx_write_io(ptr.u64, tag_req.u64); /* since TAG3 is used, this store will clear the local pending switch bit */
}







/***********************************************************************************************
** Define usage of bits within the 32 bit tag values.
***********************************************************************************************/

/*
 * Number of bits of the tag used by software.  The SW bits
 * are always a contiguous block of the high starting at bit 31.
 * The hardware bits are always the low bits.  By default, the top 8 bits
 * of the tag are reserved for software, and the low 24 are set by the IPD unit.
 */
#define CVMX_TAG_SW_BITS    (8)
#define CVMX_TAG_SW_SHIFT   (32 - CVMX_TAG_SW_BITS)

/* Below is the list of values for the top 8 bits of the tag. */
#define CVMX_TAG_SW_BITS_INTERNAL  0x1  /* Tag values with top byte of this value are reserved for internal executive uses */
/* The executive divides the remaining 24 bits as follows:
**  * the upper 8 bits (bits 23 - 16 of the tag) define a subgroup
**  * the lower 16 bits (bits 15 - 0 of the tag) define are the value with the subgroup
** Note that this section describes the format of tags generated by software - refer to the
** hardware documentation for a description of the tags values generated by the packet input
** hardware.
** Subgroups are defined here */
#define CVMX_TAG_SUBGROUP_MASK  0xFFFF /* Mask for the value portion of the tag */
#define CVMX_TAG_SUBGROUP_SHIFT 16
#define CVMX_TAG_SUBGROUP_PKO  0x1


/* End of executive tag subgroup definitions */

/* The remaining values software bit values 0x2 - 0xff are available for application use */



/**
 * This function creates a 32 bit tag value from the two values provided.
 *
 * @param sw_bits The upper bits (number depends on configuration) are set to this value.  The remainder of
 *                bits are set by the hw_bits parameter.
 * @param hw_bits The lower bits (number depends on configuration) are set to this value.  The remainder of
 *                bits are set by the sw_bits parameter.
 *
 * @return 32 bit value of the combined hw and sw bits.
 */
static inline uint32_t cvmx_pow_tag_compose(uint64_t sw_bits, uint64_t hw_bits)
{
    return((((sw_bits & cvmx_build_mask(CVMX_TAG_SW_BITS)) << CVMX_TAG_SW_SHIFT) | (hw_bits & cvmx_build_mask(32 - CVMX_TAG_SW_BITS))));
}
/**
 * Extracts the bits allocated for software use from the tag
 *
 * @param tag    32 bit tag value
 *
 * @return N bit software tag value, where N is configurable with the CVMX_TAG_SW_BITS define
 */
static inline uint32_t cvmx_pow_tag_get_sw_bits(uint64_t tag)
{
    return((tag >> (32 - CVMX_TAG_SW_BITS)) & cvmx_build_mask(CVMX_TAG_SW_BITS));
}
/**
 *
 * Extracts the bits allocated for hardware use from the tag
 *
 * @param tag    32 bit tag value
 *
 * @return (32 - N) bit software tag value, where N is configurable with the CVMX_TAG_SW_BITS define
 */
static inline uint32_t cvmx_pow_tag_get_hw_bits(uint64_t tag)
{
    return(tag & cvmx_build_mask(32 - CVMX_TAG_SW_BITS));
}

/**
 * Store the current POW internal state into the supplied
 * buffer. It is recommended that you pass a buffer of at least
 * 128KB. The format of the capture may change based on SDK
 * version and Octeon chip.
 *
 * @param buffer Buffer to store capture into
 * @param buffer_size
 *               The size of the supplied buffer
 *
 * @return Zero on sucess, negative on failure
 */
extern int cvmx_pow_capture(void *buffer, int buffer_size);

/**
 * Dump a POW capture to the console in a human readable format.
 *
 * @param buffer POW capture from cvmx_pow_capture()
 * @param buffer_size
 *               Size of the buffer
 */
extern void cvmx_pow_display(void *buffer, int buffer_size);

/**
 * Return the number of POW entries supported by this chip
 *
 * @return Number of POW entries
 */
extern int cvmx_pow_get_num_entries(void);


#ifdef  __cplusplus
}
#endif

#endif  /* __CVMX_POW_H__ */