Training courses

Kernel and Embedded Linux

Bootlin training courses

Embedded Linux, kernel,
Yocto Project, Buildroot, real-time,
graphics, boot time, debugging...

Bootlin logo

Elixir Cross Referencer

    1
    2
    3
    4
    5
    6
    7
    8
    9
   10
   11
   12
   13
   14
   15
   16
   17
   18
   19
   20
   21
   22
   23
   24
   25
   26
   27
   28
   29
   30
   31
   32
   33
   34
   35
   36
   37
   38
   39
   40
   41
   42
   43
   44
   45
   46
   47
   48
   49
   50
   51
   52
   53
   54
   55
   56
   57
   58
   59
   60
   61
   62
   63
   64
   65
   66
   67
   68
   69
   70
   71
   72
   73
   74
   75
   76
   77
   78
   79
   80
   81
   82
   83
   84
   85
   86
   87
   88
   89
   90
   91
   92
   93
   94
   95
   96
   97
   98
   99
  100
  101
  102
  103
  104
  105
  106
  107
  108
  109
  110
  111
  112
  113
  114
  115
  116
  117
  118
  119
  120
  121
  122
  123
  124
  125
  126
  127
  128
  129
  130
  131
  132
  133
  134
  135
  136
  137
  138
  139
  140
  141
  142
  143
  144
  145
  146
  147
  148
  149
  150
  151
  152
  153
  154
  155
  156
  157
  158
  159
  160
  161
  162
  163
  164
  165
  166
  167
  168
  169
  170
  171
  172
  173
  174
  175
  176
  177
  178
  179
  180
  181
  182
  183
  184
  185
  186
  187
  188
  189
  190
  191
  192
  193
  194
  195
  196
  197
  198
  199
  200
  201
  202
  203
  204
  205
  206
  207
  208
  209
  210
  211
  212
  213
  214
  215
  216
  217
  218
  219
  220
  221
  222
  223
  224
  225
  226
  227
  228
  229
  230
  231
  232
  233
  234
  235
  236
  237
  238
  239
  240
  241
  242
  243
  244
  245
  246
  247
  248
  249
  250
  251
  252
  253
  254
  255
  256
  257
  258
  259
  260
  261
  262
  263
  264
  265
  266
  267
  268
  269
  270
  271
  272
  273
  274
  275
  276
  277
  278
  279
  280
  281
  282
  283
  284
  285
  286
  287
  288
  289
  290
  291
  292
  293
  294
  295
  296
  297
  298
  299
  300
  301
  302
  303
  304
  305
  306
  307
  308
  309
  310
  311
  312
  313
  314
  315
  316
  317
  318
  319
  320
  321
  322
  323
  324
  325
  326
  327
  328
  329
  330
  331
  332
  333
  334
  335
  336
  337
  338
  339
  340
  341
  342
  343
  344
  345
  346
  347
  348
  349
  350
  351
  352
  353
  354
  355
  356
  357
  358
  359
  360
  361
  362
  363
  364
  365
  366
  367
  368
  369
  370
  371
  372
  373
  374
  375
  376
  377
  378
  379
  380
  381
  382
  383
  384
  385
  386
  387
  388
  389
  390
  391
  392
  393
  394
  395
  396
  397
  398
  399
  400
  401
  402
  403
  404
  405
  406
  407
  408
  409
  410
  411
  412
  413
  414
  415
  416
  417
  418
  419
  420
  421
  422
  423
  424
  425
  426
  427
  428
  429
  430
  431
  432
  433
  434
  435
  436
  437
  438
  439
  440
  441
  442
  443
  444
  445
  446
  447
  448
  449
  450
  451
  452
  453
  454
  455
  456
  457
  458
  459
  460
  461
  462
  463
  464
  465
  466
  467
  468
  469
  470
  471
  472
  473
  474
  475
  476
  477
  478
  479
  480
  481
  482
  483
  484
  485
  486
  487
  488
  489
  490
  491
  492
  493
  494
  495
  496
  497
  498
  499
  500
  501
  502
  503
  504
  505
  506
  507
  508
  509
  510
  511
  512
  513
  514
  515
  516
  517
  518
  519
  520
  521
  522
  523
  524
  525
  526
  527
  528
  529
  530
  531
  532
  533
  534
  535
  536
  537
  538
  539
  540
  541
  542
  543
  544
  545
  546
  547
  548
  549
  550
  551
  552
  553
  554
  555
  556
  557
  558
  559
  560
  561
  562
  563
  564
  565
  566
  567
  568
  569
  570
  571
  572
  573
  574
  575
  576
  577
  578
  579
  580
  581
  582
  583
  584
  585
  586
  587
  588
  589
  590
  591
  592
  593
  594
  595
  596
  597
  598
  599
  600
  601
  602
  603
  604
  605
  606
  607
  608
  609
  610
  611
  612
  613
  614
  615
  616
  617
  618
  619
  620
  621
  622
  623
  624
  625
  626
  627
  628
  629
  630
  631
  632
  633
  634
  635
  636
  637
  638
  639
  640
  641
  642
  643
  644
  645
  646
  647
  648
  649
  650
  651
  652
  653
  654
  655
  656
  657
  658
  659
  660
  661
  662
  663
  664
  665
  666
  667
  668
  669
  670
  671
  672
  673
  674
  675
  676
  677
  678
  679
  680
  681
  682
  683
  684
  685
  686
  687
  688
  689
  690
  691
  692
  693
  694
  695
  696
  697
  698
  699
  700
  701
  702
  703
  704
  705
  706
  707
  708
  709
  710
  711
  712
  713
  714
  715
  716
  717
  718
  719
  720
  721
  722
  723
  724
  725
  726
  727
  728
  729
  730
  731
  732
  733
  734
  735
  736
  737
  738
  739
  740
  741
  742
  743
  744
  745
  746
  747
  748
  749
  750
  751
  752
  753
  754
  755
  756
  757
  758
  759
  760
  761
  762
  763
  764
  765
  766
  767
  768
  769
  770
  771
  772
  773
  774
  775
  776
  777
  778
  779
  780
  781
  782
  783
  784
  785
  786
  787
  788
  789
  790
  791
  792
  793
  794
  795
  796
  797
  798
  799
  800
  801
  802
  803
  804
  805
  806
  807
  808
  809
  810
  811
  812
  813
  814
  815
  816
  817
  818
  819
  820
  821
  822
  823
  824
  825
  826
  827
  828
  829
  830
  831
  832
  833
  834
  835
  836
  837
  838
  839
  840
  841
  842
  843
  844
  845
  846
  847
  848
  849
  850
  851
  852
  853
  854
  855
  856
  857
  858
  859
  860
  861
  862
  863
  864
  865
  866
  867
  868
  869
  870
  871
  872
  873
  874
  875
  876
  877
  878
  879
  880
  881
  882
  883
  884
  885
  886
  887
  888
  889
  890
  891
  892
  893
  894
  895
  896
  897
  898
  899
  900
  901
  902
  903
  904
  905
  906
  907
  908
  909
  910
  911
  912
  913
  914
  915
  916
  917
  918
  919
  920
  921
  922
  923
  924
  925
  926
  927
  928
  929
  930
  931
  932
  933
  934
  935
  936
  937
  938
  939
  940
  941
  942
  943
  944
  945
  946
  947
  948
  949
  950
  951
  952
  953
  954
  955
  956
  957
  958
  959
  960
  961
  962
  963
  964
  965
  966
  967
  968
  969
  970
  971
  972
  973
  974
  975
  976
  977
  978
  979
  980
  981
  982
  983
  984
  985
  986
  987
  988
  989
  990
  991
  992
  993
  994
  995
  996
  997
  998
  999
 1000
 1001
 1002
 1003
 1004
 1005
 1006
 1007
 1008
 1009
 1010
 1011
 1012
 1013
 1014
 1015
 1016
 1017
 1018
 1019
 1020
 1021
 1022
 1023
 1024
 1025
 1026
 1027
 1028
 1029
 1030
 1031
 1032
 1033
 1034
 1035
 1036
 1037
 1038
 1039
 1040
 1041
 1042
 1043
 1044
 1045
 1046
 1047
 1048
 1049
 1050
 1051
 1052
 1053
 1054
 1055
 1056
 1057
 1058
 1059
 1060
 1061
 1062
 1063
 1064
 1065
 1066
 1067
 1068
 1069
 1070
 1071
 1072
 1073
 1074
 1075
 1076
 1077
 1078
 1079
 1080
 1081
 1082
 1083
 1084
 1085
 1086
 1087
 1088
 1089
 1090
 1091
 1092
 1093
 1094
 1095
 1096
 1097
 1098
 1099
 1100
 1101
 1102
 1103
 1104
 1105
 1106
 1107
 1108
 1109
 1110
 1111
 1112
 1113
 1114
 1115
 1116
 1117
 1118
 1119
 1120
 1121
 1122
 1123
 1124
 1125
 1126
 1127
 1128
 1129
 1130
 1131
 1132
 1133
 1134
 1135
 1136
 1137
 1138
 1139
 1140
 1141
 1142
 1143
 1144
 1145
 1146
 1147
 1148
 1149
 1150
 1151
 1152
 1153
 1154
 1155
 1156
 1157
 1158
 1159
 1160
 1161
 1162
 1163
 1164
 1165
 1166
 1167
 1168
 1169
 1170
 1171
 1172
 1173
 1174
 1175
 1176
 1177
 1178
 1179
 1180
 1181
 1182
 1183
 1184
 1185
 1186
 1187
 1188
 1189
 1190
 1191
 1192
 1193
 1194
 1195
 1196
 1197
 1198
 1199
 1200
 1201
 1202
 1203
 1204
 1205
 1206
 1207
 1208
 1209
 1210
 1211
 1212
 1213
 1214
 1215
 1216
 1217
 1218
 1219
 1220
 1221
 1222
 1223
 1224
 1225
 1226
 1227
 1228
 1229
 1230
 1231
 1232
 1233
 1234
 1235
 1236
 1237
 1238
 1239
 1240
 1241
 1242
 1243
 1244
 1245
 1246
 1247
 1248
 1249
 1250
 1251
 1252
 1253
 1254
 1255
 1256
 1257
 1258
 1259
 1260
 1261
 1262
 1263
 1264
 1265
 1266
 1267
 1268
 1269
 1270
 1271
 1272
 1273
 1274
 1275
 1276
 1277
 1278
 1279
 1280
 1281
 1282
 1283
 1284
 1285
 1286
 1287
 1288
 1289
 1290
 1291
 1292
 1293
 1294
 1295
 1296
 1297
 1298
 1299
 1300
 1301
 1302
 1303
 1304
 1305
 1306
 1307
 1308
 1309
 1310
 1311
 1312
 1313
 1314
 1315
 1316
 1317
 1318
 1319
 1320
 1321
 1322
 1323
 1324
 1325
 1326
 1327
 1328
 1329
 1330
 1331
 1332
 1333
 1334
 1335
 1336
 1337
 1338
 1339
 1340
 1341
 1342
 1343
 1344
 1345
 1346
 1347
 1348
 1349
 1350
 1351
 1352
 1353
 1354
 1355
 1356
 1357
 1358
 1359
 1360
 1361
 1362
 1363
 1364
 1365
 1366
 1367
 1368
 1369
 1370
 1371
 1372
 1373
 1374
 1375
 1376
 1377
 1378
 1379
 1380
 1381
 1382
 1383
 1384
 1385
 1386
 1387
 1388
 1389
 1390
 1391
 1392
 1393
 1394
 1395
 1396
 1397
 1398
 1399
 1400
 1401
 1402
 1403
 1404
 1405
 1406
 1407
 1408
 1409
 1410
 1411
 1412
 1413
 1414
 1415
 1416
 1417
 1418
 1419
 1420
 1421
 1422
 1423
 1424
 1425
 1426
 1427
 1428
 1429
 1430
 1431
 1432
 1433
 1434
 1435
 1436
 1437
 1438
 1439
 1440
 1441
 1442
 1443
 1444
 1445
 1446
 1447
 1448
 1449
 1450
 1451
 1452
 1453
 1454
 1455
 1456
 1457
 1458
 1459
 1460
 1461
 1462
 1463
 1464
 1465
 1466
 1467
 1468
 1469
 1470
 1471
 1472
 1473
 1474
 1475
 1476
 1477
 1478
 1479
 1480
 1481
 1482
 1483
 1484
 1485
 1486
 1487
 1488
 1489
 1490
 1491
 1492
 1493
 1494
 1495
 1496
 1497
 1498
 1499
 1500
 1501
 1502
 1503
 1504
 1505
 1506
 1507
 1508
 1509
 1510
 1511
 1512
 1513
 1514
 1515
 1516
 1517
 1518
 1519
 1520
 1521
 1522
 1523
 1524
 1525
 1526
 1527
 1528
 1529
 1530
 1531
 1532
 1533
 1534
 1535
 1536
 1537
 1538
 1539
 1540
 1541
 1542
 1543
 1544
 1545
 1546
 1547
 1548
 1549
 1550
 1551
 1552
 1553
 1554
 1555
 1556
 1557
 1558
 1559
 1560
 1561
 1562
 1563
 1564
 1565
 1566
 1567
 1568
 1569
 1570
 1571
 1572
 1573
 1574
 1575
 1576
 1577
 1578
 1579
 1580
 1581
 1582
 1583
 1584
 1585
 1586
 1587
 1588
 1589
 1590
 1591
 1592
 1593
 1594
 1595
 1596
 1597
 1598
 1599
 1600
 1601
 1602
 1603
 1604
 1605
 1606
 1607
 1608
 1609
 1610
 1611
 1612
 1613
 1614
 1615
 1616
 1617
 1618
 1619
 1620
 1621
 1622
 1623
 1624
 1625
 1626
 1627
 1628
 1629
 1630
 1631
 1632
 1633
 1634
 1635
 1636
 1637
 1638
 1639
 1640
 1641
 1642
 1643
 1644
 1645
 1646
 1647
 1648
 1649
 1650
 1651
 1652
 1653
 1654
 1655
 1656
 1657
 1658
 1659
 1660
 1661
 1662
 1663
 1664
 1665
 1666
 1667
 1668
 1669
 1670
 1671
 1672
 1673
 1674
 1675
 1676
 1677
 1678
 1679
 1680
 1681
 1682
 1683
 1684
 1685
 1686
 1687
 1688
 1689
 1690
 1691
 1692
 1693
 1694
 1695
 1696
 1697
 1698
 1699
 1700
 1701
 1702
 1703
 1704
 1705
 1706
 1707
 1708
 1709
 1710
 1711
 1712
 1713
 1714
 1715
 1716
 1717
 1718
 1719
 1720
 1721
 1722
 1723
 1724
 1725
 1726
 1727
 1728
 1729
 1730
 1731
 1732
 1733
 1734
 1735
 1736
 1737
 1738
 1739
 1740
 1741
 1742
 1743
 1744
 1745
 1746
 1747
 1748
 1749
 1750
 1751
 1752
 1753
 1754
 1755
 1756
 1757
 1758
 1759
 1760
 1761
 1762
 1763
 1764
 1765
 1766
 1767
 1768
 1769
 1770
 1771
 1772
 1773
 1774
 1775
 1776
 1777
 1778
 1779
 1780
 1781
 1782
 1783
 1784
 1785
 1786
 1787
 1788
 1789
 1790
 1791
 1792
 1793
 1794
 1795
 1796
 1797
 1798
 1799
 1800
 1801
 1802
 1803
 1804
 1805
 1806
 1807
 1808
 1809
 1810
 1811
 1812
 1813
 1814
 1815
 1816
 1817
 1818
 1819
 1820
 1821
 1822
 1823
 1824
 1825
 1826
 1827
 1828
 1829
 1830
 1831
 1832
 1833
 1834
 1835
 1836
 1837
 1838
 1839
 1840
 1841
 1842
 1843
 1844
 1845
 1846
 1847
 1848
 1849
 1850
 1851
 1852
 1853
 1854
 1855
 1856
 1857
 1858
 1859
 1860
 1861
 1862
 1863
 1864
 1865
 1866
 1867
 1868
 1869
 1870
 1871
 1872
 1873
 1874
 1875
 1876
 1877
 1878
 1879
 1880
 1881
 1882
 1883
 1884
 1885
 1886
 1887
 1888
 1889
 1890
 1891
 1892
 1893
 1894
 1895
 1896
 1897
 1898
 1899
 1900
 1901
 1902
 1903
 1904
 1905
 1906
 1907
 1908
 1909
 1910
 1911
 1912
 1913
 1914
 1915
 1916
 1917
 1918
 1919
 1920
 1921
 1922
 1923
 1924
 1925
 1926
 1927
 1928
 1929
 1930
 1931
 1932
 1933
 1934
 1935
 1936
 1937
 1938
 1939
 1940
 1941
 1942
 1943
 1944
 1945
 1946
 1947
 1948
 1949
 1950
 1951
 1952
 1953
 1954
 1955
 1956
 1957
 1958
 1959
 1960
 1961
 1962
 1963
 1964
 1965
 1966
 1967
 1968
 1969
 1970
 1971
 1972
 1973
 1974
 1975
 1976
 1977
 1978
 1979
 1980
 1981
 1982
 1983
 1984
 1985
 1986
 1987
 1988
 1989
 1990
 1991
 1992
 1993
 1994
 1995
 1996
 1997
 1998
 1999
 2000
 2001
 2002
 2003
 2004
 2005
 2006
 2007
 2008
 2009
 2010
 2011
 2012
 2013
 2014
 2015
 2016
 2017
 2018
 2019
 2020
 2021
 2022
 2023
 2024
 2025
 2026
 2027
 2028
 2029
 2030
 2031
 2032
 2033
 2034
 2035
 2036
 2037
 2038
 2039
 2040
 2041
 2042
 2043
 2044
 2045
 2046
 2047
 2048
 2049
 2050
 2051
 2052
 2053
 2054
 2055
 2056
 2057
 2058
 2059
 2060
 2061
 2062
 2063
 2064
 2065
 2066
 2067
 2068
 2069
 2070
 2071
 2072
 2073
 2074
 2075
 2076
 2077
 2078
 2079
 2080
 2081
 2082
 2083
 2084
 2085
 2086
 2087
 2088
 2089
 2090
 2091
 2092
 2093
 2094
 2095
 2096
 2097
 2098
 2099
 2100
 2101
 2102
 2103
 2104
 2105
 2106
 2107
 2108
 2109
 2110
 2111
 2112
 2113
 2114
 2115
 2116
 2117
 2118
 2119
 2120
 2121
 2122
 2123
 2124
 2125
 2126
 2127
 2128
 2129
 2130
 2131
 2132
 2133
 2134
 2135
 2136
 2137
 2138
 2139
 2140
 2141
 2142
 2143
 2144
 2145
 2146
 2147
 2148
 2149
 2150
 2151
 2152
 2153
 2154
 2155
 2156
 2157
 2158
 2159
 2160
 2161
 2162
 2163
 2164
 2165
 2166
 2167
 2168
 2169
 2170
 2171
 2172
 2173
 2174
 2175
 2176
 2177
 2178
 2179
 2180
 2181
 2182
 2183
 2184
 2185
 2186
 2187
 2188
 2189
 2190
 2191
 2192
 2193
 2194
 2195
 2196
 2197
 2198
 2199
 2200
 2201
 2202
 2203
 2204
 2205
 2206
 2207
 2208
 2209
 2210
 2211
 2212
 2213
 2214
 2215
 2216
 2217
 2218
 2219
 2220
 2221
 2222
 2223
 2224
 2225
 2226
 2227
 2228
 2229
 2230
 2231
 2232
 2233
 2234
 2235
 2236
 2237
 2238
 2239
 2240
 2241
 2242
 2243
 2244
 2245
 2246
 2247
 2248
 2249
 2250
 2251
 2252
 2253
 2254
 2255
 2256
 2257
 2258
 2259
 2260
 2261
 2262
 2263
 2264
 2265
 2266
 2267
 2268
 2269
 2270
 2271
 2272
 2273
 2274
 2275
 2276
 2277
 2278
 2279
 2280
 2281
 2282
 2283
 2284
 2285
 2286
 2287
 2288
 2289
 2290
 2291
 2292
 2293
 2294
 2295
 2296
 2297
 2298
 2299
 2300
 2301
 2302
 2303
 2304
 2305
 2306
 2307
 2308
 2309
 2310
 2311
 2312
 2313
 2314
 2315
 2316
 2317
 2318
 2319
 2320
 2321
 2322
 2323
 2324
 2325
 2326
 2327
 2328
 2329
 2330
 2331
 2332
 2333
 2334
 2335
 2336
 2337
 2338
 2339
 2340
 2341
 2342
 2343
 2344
 2345
 2346
 2347
 2348
 2349
 2350
 2351
 2352
 2353
 2354
 2355
 2356
 2357
 2358
 2359
 2360
 2361
 2362
 2363
 2364
 2365
 2366
 2367
 2368
 2369
 2370
 2371
 2372
 2373
 2374
 2375
 2376
 2377
 2378
 2379
 2380
 2381
 2382
 2383
 2384
 2385
 2386
 2387
 2388
 2389
 2390
 2391
 2392
 2393
 2394
 2395
 2396
 2397
 2398
 2399
 2400
 2401
 2402
 2403
 2404
 2405
 2406
 2407
 2408
 2409
 2410
 2411
 2412
 2413
 2414
 2415
 2416
 2417
 2418
 2419
 2420
 2421
 2422
 2423
 2424
 2425
 2426
 2427
 2428
 2429
 2430
 2431
 2432
 2433
 2434
 2435
 2436
 2437
 2438
 2439
 2440
 2441
 2442
 2443
 2444
 2445
 2446
 2447
 2448
 2449
 2450
 2451
 2452
 2453
 2454
 2455
 2456
 2457
 2458
 2459
 2460
 2461
 2462
 2463
 2464
 2465
 2466
 2467
 2468
 2469
 2470
 2471
 2472
 2473
 2474
 2475
 2476
 2477
 2478
 2479
 2480
 2481
 2482
 2483
 2484
 2485
 2486
 2487
 2488
 2489
 2490
 2491
 2492
 2493
 2494
 2495
 2496
 2497
 2498
 2499
 2500
 2501
 2502
 2503
 2504
 2505
 2506
 2507
 2508
 2509
 2510
 2511
 2512
 2513
 2514
 2515
 2516
 2517
 2518
 2519
 2520
 2521
 2522
 2523
 2524
 2525
 2526
 2527
 2528
 2529
 2530
 2531
 2532
 2533
 2534
 2535
 2536
 2537
 2538
 2539
 2540
 2541
 2542
 2543
 2544
 2545
 2546
 2547
 2548
 2549
 2550
 2551
 2552
 2553
 2554
 2555
 2556
 2557
 2558
 2559
 2560
 2561
 2562
 2563
 2564
 2565
 2566
 2567
 2568
 2569
 2570
 2571
 2572
 2573
 2574
 2575
 2576
 2577
 2578
 2579
 2580
 2581
 2582
 2583
 2584
 2585
 2586
 2587
 2588
 2589
 2590
 2591
 2592
 2593
 2594
 2595
 2596
 2597
 2598
 2599
 2600
 2601
 2602
 2603
 2604
 2605
 2606
 2607
 2608
 2609
 2610
 2611
 2612
 2613
 2614
 2615
 2616
 2617
 2618
 2619
 2620
 2621
 2622
 2623
 2624
 2625
 2626
 2627
 2628
 2629
 2630
 2631
 2632
 2633
 2634
 2635
 2636
 2637
 2638
 2639
 2640
 2641
 2642
 2643
 2644
 2645
 2646
 2647
 2648
 2649
 2650
 2651
 2652
 2653
 2654
 2655
 2656
 2657
 2658
 2659
 2660
 2661
 2662
 2663
 2664
 2665
 2666
 2667
 2668
 2669
 2670
 2671
 2672
 2673
 2674
 2675
 2676
 2677
 2678
 2679
 2680
 2681
 2682
 2683
 2684
 2685
 2686
 2687
 2688
 2689
 2690
 2691
 2692
 2693
 2694
 2695
 2696
 2697
 2698
 2699
 2700
 2701
 2702
 2703
 2704
 2705
 2706
 2707
 2708
 2709
 2710
 2711
 2712
 2713
 2714
 2715
 2716
 2717
 2718
 2719
 2720
 2721
 2722
 2723
 2724
 2725
 2726
 2727
 2728
 2729
 2730
 2731
 2732
 2733
 2734
 2735
 2736
 2737
 2738
 2739
 2740
 2741
 2742
 2743
 2744
 2745
 2746
 2747
 2748
 2749
 2750
 2751
 2752
 2753
 2754
 2755
 2756
 2757
 2758
 2759
 2760
 2761
 2762
 2763
 2764
 2765
 2766
 2767
 2768
 2769
 2770
 2771
 2772
 2773
 2774
 2775
 2776
 2777
 2778
 2779
 2780
 2781
 2782
 2783
 2784
 2785
 2786
 2787
 2788
 2789
 2790
 2791
 2792
 2793
 2794
 2795
 2796
 2797
 2798
 2799
 2800
 2801
 2802
 2803
 2804
 2805
 2806
 2807
 2808
 2809
 2810
 2811
 2812
 2813
 2814
 2815
 2816
 2817
 2818
 2819
 2820
 2821
 2822
 2823
 2824
 2825
 2826
 2827
 2828
 2829
 2830
 2831
 2832
 2833
 2834
 2835
 2836
 2837
 2838
 2839
 2840
 2841
 2842
 2843
 2844
 2845
 2846
 2847
 2848
 2849
 2850
 2851
 2852
 2853
 2854
 2855
 2856
 2857
 2858
 2859
 2860
 2861
 2862
 2863
 2864
 2865
 2866
 2867
 2868
 2869
 2870
 2871
 2872
 2873
 2874
 2875
 2876
 2877
 2878
 2879
 2880
 2881
 2882
 2883
 2884
 2885
 2886
 2887
 2888
 2889
 2890
 2891
 2892
 2893
 2894
 2895
 2896
 2897
 2898
 2899
 2900
 2901
 2902
 2903
 2904
 2905
 2906
 2907
 2908
 2909
 2910
 2911
 2912
 2913
 2914
 2915
 2916
 2917
 2918
 2919
 2920
 2921
 2922
 2923
 2924
 2925
 2926
 2927
 2928
 2929
 2930
 2931
 2932
 2933
 2934
 2935
 2936
 2937
 2938
 2939
 2940
 2941
 2942
 2943
 2944
 2945
 2946
 2947
 2948
 2949
 2950
 2951
 2952
 2953
 2954
 2955
 2956
 2957
 2958
 2959
 2960
 2961
 2962
 2963
 2964
 2965
 2966
 2967
 2968
 2969
 2970
 2971
 2972
 2973
 2974
 2975
 2976
 2977
 2978
 2979
 2980
 2981
 2982
 2983
 2984
 2985
 2986
 2987
 2988
 2989
 2990
 2991
 2992
 2993
 2994
 2995
 2996
 2997
 2998
 2999
 3000
 3001
 3002
 3003
 3004
 3005
 3006
 3007
 3008
 3009
 3010
 3011
 3012
 3013
 3014
 3015
 3016
 3017
 3018
 3019
 3020
 3021
 3022
 3023
 3024
 3025
 3026
 3027
 3028
 3029
 3030
 3031
 3032
 3033
 3034
 3035
 3036
 3037
 3038
 3039
 3040
 3041
 3042
 3043
 3044
 3045
 3046
 3047
 3048
 3049
 3050
 3051
 3052
 3053
 3054
 3055
 3056
 3057
 3058
 3059
 3060
 3061
 3062
 3063
 3064
 3065
 3066
 3067
 3068
 3069
 3070
 3071
 3072
 3073
 3074
 3075
 3076
 3077
 3078
 3079
 3080
 3081
 3082
 3083
 3084
 3085
 3086
 3087
 3088
 3089
 3090
 3091
 3092
 3093
 3094
 3095
 3096
 3097
 3098
 3099
 3100
 3101
 3102
 3103
 3104
 3105
 3106
 3107
 3108
 3109
 3110
 3111
 3112
 3113
 3114
 3115
 3116
 3117
 3118
 3119
 3120
 3121
 3122
 3123
 3124
 3125
 3126
 3127
 3128
 3129
 3130
 3131
 3132
 3133
 3134
 3135
 3136
 3137
 3138
 3139
 3140
 3141
 3142
 3143
 3144
 3145
 3146
 3147
 3148
 3149
 3150
 3151
 3152
 3153
 3154
 3155
 3156
 3157
 3158
 3159
 3160
 3161
 3162
 3163
 3164
 3165
 3166
 3167
 3168
 3169
 3170
 3171
 3172
 3173
 3174
 3175
 3176
 3177
 3178
 3179
 3180
 3181
 3182
 3183
 3184
 3185
 3186
 3187
 3188
 3189
 3190
 3191
 3192
 3193
 3194
 3195
 3196
 3197
 3198
 3199
 3200
 3201
 3202
 3203
 3204
 3205
 3206
 3207
 3208
 3209
 3210
 3211
 3212
 3213
 3214
 3215
 3216
 3217
 3218
 3219
 3220
 3221
 3222
 3223
 3224
 3225
 3226
 3227
 3228
 3229
 3230
 3231
 3232
 3233
 3234
 3235
 3236
 3237
 3238
 3239
 3240
 3241
 3242
 3243
 3244
 3245
 3246
 3247
 3248
 3249
 3250
 3251
 3252
 3253
 3254
 3255
 3256
 3257
 3258
 3259
 3260
 3261
 3262
 3263
 3264
 3265
 3266
 3267
 3268
 3269
 3270
 3271
 3272
 3273
 3274
 3275
 3276
 3277
 3278
 3279
 3280
 3281
 3282
 3283
 3284
 3285
 3286
 3287
 3288
 3289
 3290
 3291
 3292
 3293
 3294
 3295
 3296
 3297
 3298
 3299
 3300
 3301
 3302
 3303
 3304
 3305
 3306
 3307
 3308
 3309
 3310
 3311
 3312
 3313
 3314
 3315
 3316
 3317
 3318
 3319
 3320
 3321
 3322
 3323
 3324
 3325
 3326
 3327
 3328
 3329
 3330
 3331
 3332
 3333
 3334
 3335
 3336
 3337
 3338
 3339
 3340
 3341
 3342
 3343
 3344
 3345
 3346
 3347
 3348
 3349
 3350
 3351
 3352
 3353
 3354
 3355
 3356
 3357
 3358
 3359
 3360
 3361
 3362
 3363
 3364
 3365
 3366
 3367
 3368
 3369
 3370
 3371
 3372
 3373
 3374
 3375
 3376
 3377
 3378
 3379
 3380
 3381
 3382
 3383
 3384
 3385
 3386
 3387
 3388
 3389
 3390
 3391
 3392
 3393
 3394
 3395
 3396
 3397
 3398
 3399
 3400
 3401
 3402
 3403
 3404
 3405
 3406
 3407
 3408
 3409
 3410
 3411
 3412
 3413
 3414
 3415
 3416
 3417
 3418
 3419
 3420
 3421
 3422
 3423
 3424
 3425
 3426
 3427
 3428
 3429
 3430
 3431
 3432
 3433
 3434
 3435
 3436
 3437
 3438
 3439
 3440
 3441
 3442
 3443
 3444
 3445
 3446
 3447
 3448
 3449
 3450
 3451
 3452
 3453
 3454
 3455
 3456
 3457
 3458
 3459
 3460
 3461
 3462
 3463
 3464
 3465
 3466
 3467
 3468
 3469
 3470
 3471
 3472
 3473
 3474
 3475
 3476
 3477
 3478
 3479
 3480
 3481
 3482
 3483
 3484
 3485
 3486
 3487
 3488
 3489
 3490
 3491
 3492
 3493
 3494
 3495
 3496
 3497
 3498
 3499
 3500
 3501
 3502
 3503
 3504
 3505
 3506
 3507
 3508
 3509
 3510
 3511
 3512
 3513
 3514
 3515
 3516
 3517
 3518
 3519
 3520
 3521
 3522
 3523
 3524
 3525
 3526
 3527
 3528
 3529
 3530
 3531
 3532
 3533
 3534
 3535
 3536
 3537
 3538
 3539
 3540
 3541
 3542
 3543
 3544
 3545
 3546
 3547
 3548
 3549
 3550
 3551
 3552
 3553
 3554
 3555
 3556
 3557
 3558
 3559
 3560
 3561
 3562
 3563
 3564
 3565
 3566
 3567
 3568
 3569
 3570
 3571
 3572
 3573
 3574
 3575
 3576
 3577
 3578
 3579
 3580
 3581
 3582
 3583
 3584
 3585
 3586
 3587
 3588
 3589
 3590
 3591
 3592
 3593
 3594
 3595
 3596
 3597
 3598
 3599
 3600
 3601
 3602
 3603
 3604
 3605
 3606
 3607
 3608
 3609
 3610
 3611
 3612
 3613
 3614
 3615
 3616
 3617
 3618
 3619
 3620
 3621
 3622
 3623
 3624
 3625
 3626
 3627
 3628
 3629
 3630
 3631
 3632
 3633
 3634
 3635
 3636
 3637
 3638
 3639
 3640
 3641
 3642
 3643
 3644
 3645
 3646
 3647
 3648
 3649
 3650
 3651
 3652
 3653
 3654
 3655
 3656
 3657
 3658
 3659
 3660
 3661
 3662
 3663
 3664
 3665
 3666
 3667
 3668
 3669
 3670
 3671
 3672
 3673
 3674
 3675
 3676
 3677
 3678
 3679
 3680
 3681
 3682
 3683
 3684
 3685
 3686
 3687
 3688
 3689
 3690
 3691
 3692
 3693
 3694
 3695
 3696
 3697
 3698
 3699
 3700
 3701
 3702
 3703
 3704
 3705
 3706
 3707
 3708
 3709
 3710
 3711
 3712
 3713
 3714
 3715
 3716
 3717
 3718
 3719
 3720
 3721
 3722
 3723
 3724
 3725
 3726
 3727
 3728
 3729
 3730
 3731
 3732
 3733
 3734
 3735
 3736
 3737
 3738
 3739
 3740
 3741
 3742
 3743
 3744
 3745
 3746
 3747
 3748
 3749
 3750
 3751
 3752
 3753
 3754
 3755
 3756
 3757
 3758
 3759
 3760
 3761
 3762
 3763
 3764
 3765
 3766
 3767
 3768
 3769
 3770
 3771
 3772
 3773
 3774
 3775
 3776
 3777
 3778
 3779
 3780
 3781
 3782
 3783
 3784
 3785
 3786
 3787
 3788
 3789
 3790
 3791
 3792
 3793
 3794
 3795
 3796
 3797
 3798
 3799
 3800
 3801
 3802
 3803
 3804
 3805
 3806
 3807
 3808
 3809
 3810
 3811
 3812
 3813
 3814
 3815
 3816
 3817
 3818
 3819
 3820
 3821
 3822
 3823
 3824
 3825
 3826
 3827
 3828
 3829
 3830
 3831
 3832
 3833
 3834
 3835
 3836
 3837
 3838
 3839
 3840
 3841
 3842
 3843
 3844
 3845
 3846
 3847
 3848
 3849
 3850
 3851
 3852
 3853
 3854
 3855
 3856
 3857
 3858
 3859
 3860
 3861
 3862
 3863
 3864
 3865
 3866
 3867
 3868
 3869
 3870
 3871
 3872
 3873
 3874
 3875
 3876
 3877
 3878
 3879
 3880
 3881
 3882
 3883
 3884
 3885
 3886
 3887
 3888
 3889
 3890
 3891
 3892
 3893
 3894
 3895
 3896
 3897
 3898
 3899
 3900
 3901
 3902
 3903
 3904
 3905
 3906
 3907
 3908
 3909
 3910
 3911
 3912
 3913
 3914
 3915
 3916
 3917
 3918
 3919
 3920
 3921
 3922
 3923
 3924
 3925
 3926
 3927
 3928
 3929
 3930
 3931
 3932
 3933
 3934
 3935
 3936
 3937
 3938
 3939
 3940
 3941
 3942
 3943
 3944
 3945
 3946
 3947
 3948
 3949
 3950
 3951
 3952
 3953
 3954
 3955
 3956
 3957
 3958
 3959
 3960
 3961
 3962
 3963
 3964
 3965
 3966
 3967
 3968
 3969
 3970
 3971
 3972
 3973
 3974
 3975
 3976
 3977
 3978
 3979
 3980
 3981
 3982
 3983
 3984
 3985
 3986
 3987
 3988
 3989
 3990
 3991
 3992
 3993
 3994
 3995
 3996
 3997
 3998
 3999
 4000
 4001
 4002
 4003
 4004
 4005
 4006
 4007
 4008
 4009
 4010
 4011
 4012
 4013
 4014
 4015
 4016
 4017
 4018
 4019
 4020
 4021
 4022
 4023
 4024
 4025
 4026
 4027
 4028
 4029
 4030
 4031
 4032
 4033
 4034
 4035
 4036
 4037
 4038
 4039
 4040
 4041
 4042
 4043
 4044
 4045
 4046
 4047
 4048
 4049
 4050
 4051
 4052
 4053
 4054
 4055
 4056
 4057
 4058
 4059
 4060
 4061
 4062
 4063
 4064
 4065
 4066
 4067
 4068
 4069
 4070
 4071
 4072
 4073
 4074
 4075
 4076
 4077
 4078
 4079
 4080
 4081
 4082
 4083
 4084
 4085
 4086
 4087
 4088
 4089
 4090
 4091
 4092
 4093
 4094
 4095
 4096
 4097
 4098
 4099
 4100
 4101
 4102
 4103
 4104
 4105
 4106
 4107
 4108
 4109
 4110
 4111
 4112
 4113
 4114
 4115
 4116
 4117
 4118
 4119
 4120
 4121
 4122
 4123
 4124
 4125
 4126
 4127
 4128
 4129
 4130
 4131
 4132
 4133
 4134
 4135
 4136
 4137
 4138
 4139
 4140
 4141
 4142
 4143
 4144
 4145
 4146
 4147
 4148
 4149
 4150
 4151
 4152
 4153
 4154
 4155
 4156
 4157
 4158
 4159
 4160
 4161
 4162
 4163
 4164
 4165
 4166
 4167
 4168
 4169
 4170
 4171
 4172
 4173
 4174
 4175
 4176
 4177
 4178
 4179
 4180
 4181
 4182
 4183
 4184
 4185
 4186
 4187
 4188
 4189
 4190
 4191
 4192
 4193
 4194
 4195
 4196
 4197
 4198
 4199
 4200
 4201
 4202
 4203
 4204
 4205
 4206
 4207
 4208
 4209
 4210
 4211
 4212
 4213
 4214
 4215
 4216
 4217
 4218
 4219
 4220
 4221
 4222
 4223
 4224
 4225
 4226
 4227
 4228
 4229
 4230
 4231
 4232
 4233
 4234
 4235
 4236
 4237
 4238
 4239
 4240
 4241
 4242
 4243
 4244
 4245
 4246
 4247
 4248
 4249
 4250
 4251
 4252
 4253
 4254
 4255
 4256
 4257
 4258
 4259
 4260
 4261
 4262
 4263
 4264
 4265
 4266
 4267
 4268
 4269
 4270
 4271
 4272
 4273
 4274
 4275
 4276
 4277
 4278
 4279
 4280
 4281
 4282
 4283
 4284
 4285
 4286
 4287
 4288
 4289
 4290
 4291
 4292
 4293
 4294
 4295
 4296
 4297
 4298
 4299
 4300
 4301
 4302
 4303
 4304
 4305
 4306
 4307
 4308
 4309
 4310
 4311
 4312
 4313
 4314
 4315
 4316
 4317
 4318
 4319
 4320
 4321
 4322
 4323
 4324
 4325
 4326
 4327
 4328
 4329
 4330
 4331
 4332
 4333
 4334
 4335
 4336
 4337
 4338
 4339
 4340
 4341
 4342
 4343
 4344
 4345
 4346
 4347
 4348
 4349
 4350
 4351
 4352
 4353
 4354
 4355
 4356
 4357
 4358
 4359
 4360
 4361
 4362
 4363
 4364
 4365
 4366
 4367
 4368
 4369
 4370
 4371
 4372
 4373
 4374
 4375
 4376
 4377
 4378
 4379
 4380
 4381
 4382
 4383
 4384
 4385
 4386
 4387
 4388
 4389
 4390
 4391
 4392
 4393
 4394
 4395
 4396
 4397
 4398
 4399
 4400
 4401
 4402
 4403
 4404
 4405
 4406
 4407
 4408
 4409
 4410
 4411
 4412
 4413
 4414
 4415
 4416
 4417
 4418
 4419
 4420
 4421
 4422
 4423
 4424
 4425
 4426
 4427
 4428
 4429
 4430
 4431
 4432
 4433
 4434
 4435
 4436
 4437
 4438
 4439
 4440
 4441
 4442
 4443
 4444
 4445
 4446
 4447
 4448
 4449
 4450
 4451
 4452
 4453
 4454
 4455
 4456
 4457
 4458
 4459
 4460
 4461
 4462
 4463
 4464
 4465
 4466
 4467
 4468
 4469
 4470
 4471
 4472
 4473
 4474
 4475
 4476
 4477
 4478
 4479
 4480
 4481
 4482
 4483
 4484
 4485
 4486
 4487
 4488
 4489
 4490
 4491
 4492
 4493
 4494
 4495
 4496
 4497
 4498
 4499
 4500
 4501
 4502
 4503
 4504
 4505
 4506
 4507
 4508
 4509
 4510
 4511
 4512
 4513
 4514
 4515
 4516
 4517
 4518
 4519
 4520
 4521
 4522
 4523
 4524
 4525
 4526
 4527
 4528
 4529
 4530
 4531
 4532
 4533
 4534
 4535
 4536
 4537
 4538
 4539
 4540
 4541
 4542
 4543
 4544
 4545
 4546
 4547
 4548
 4549
 4550
 4551
 4552
 4553
 4554
 4555
 4556
 4557
 4558
 4559
 4560
 4561
 4562
 4563
 4564
 4565
 4566
 4567
 4568
 4569
 4570
 4571
 4572
 4573
 4574
 4575
 4576
 4577
 4578
 4579
 4580
 4581
 4582
 4583
 4584
 4585
 4586
 4587
 4588
 4589
 4590
 4591
 4592
 4593
 4594
 4595
 4596
 4597
 4598
 4599
 4600
 4601
 4602
 4603
 4604
 4605
 4606
 4607
 4608
 4609
 4610
 4611
 4612
 4613
 4614
 4615
 4616
 4617
 4618
 4619
 4620
 4621
 4622
 4623
 4624
 4625
 4626
 4627
 4628
 4629
 4630
 4631
 4632
 4633
 4634
 4635
 4636
 4637
 4638
 4639
 4640
 4641
 4642
 4643
 4644
 4645
 4646
 4647
 4648
 4649
 4650
 4651
 4652
 4653
 4654
 4655
 4656
 4657
 4658
 4659
 4660
 4661
 4662
 4663
 4664
 4665
 4666
 4667
 4668
 4669
 4670
 4671
 4672
 4673
 4674
 4675
 4676
 4677
 4678
 4679
 4680
 4681
 4682
 4683
 4684
 4685
 4686
 4687
 4688
 4689
 4690
 4691
 4692
 4693
 4694
 4695
 4696
 4697
 4698
 4699
 4700
 4701
 4702
 4703
 4704
 4705
 4706
 4707
 4708
 4709
 4710
 4711
 4712
 4713
 4714
 4715
 4716
 4717
 4718
 4719
 4720
 4721
 4722
 4723
 4724
 4725
 4726
 4727
 4728
 4729
 4730
 4731
 4732
 4733
 4734
 4735
 4736
 4737
 4738
 4739
 4740
 4741
 4742
 4743
 4744
 4745
 4746
 4747
 4748
 4749
 4750
 4751
 4752
 4753
 4754
 4755
 4756
 4757
 4758
 4759
 4760
 4761
 4762
 4763
 4764
 4765
 4766
 4767
 4768
 4769
 4770
 4771
 4772
 4773
 4774
 4775
 4776
 4777
 4778
 4779
 4780
 4781
 4782
 4783
 4784
 4785
 4786
 4787
 4788
 4789
 4790
 4791
 4792
 4793
 4794
 4795
 4796
 4797
 4798
 4799
 4800
 4801
 4802
 4803
 4804
 4805
 4806
 4807
 4808
 4809
 4810
 4811
 4812
 4813
 4814
 4815
 4816
 4817
 4818
 4819
 4820
 4821
 4822
 4823
 4824
 4825
 4826
 4827
 4828
 4829
 4830
 4831
 4832
 4833
 4834
 4835
 4836
 4837
 4838
 4839
 4840
 4841
 4842
 4843
 4844
 4845
 4846
 4847
 4848
 4849
 4850
 4851
 4852
 4853
 4854
 4855
 4856
 4857
 4858
 4859
 4860
 4861
 4862
 4863
 4864
 4865
 4866
 4867
 4868
 4869
 4870
 4871
 4872
 4873
 4874
 4875
 4876
 4877
 4878
 4879
 4880
 4881
 4882
 4883
 4884
 4885
 4886
 4887
 4888
 4889
 4890
 4891
 4892
 4893
 4894
 4895
 4896
 4897
 4898
 4899
 4900
 4901
 4902
 4903
 4904
 4905
 4906
 4907
 4908
 4909
 4910
 4911
 4912
 4913
 4914
 4915
 4916
 4917
 4918
 4919
 4920
 4921
 4922
 4923
 4924
 4925
 4926
 4927
 4928
 4929
 4930
 4931
 4932
 4933
 4934
 4935
 4936
 4937
 4938
 4939
 4940
 4941
 4942
 4943
 4944
 4945
 4946
 4947
 4948
 4949
 4950
 4951
 4952
 4953
 4954
 4955
 4956
 4957
 4958
 4959
 4960
 4961
 4962
 4963
 4964
 4965
 4966
 4967
 4968
 4969
 4970
 4971
 4972
 4973
 4974
 4975
 4976
 4977
 4978
 4979
 4980
 4981
 4982
 4983
 4984
 4985
 4986
 4987
 4988
 4989
 4990
 4991
 4992
 4993
 4994
 4995
 4996
 4997
 4998
 4999
 5000
 5001
 5002
 5003
 5004
 5005
 5006
 5007
 5008
 5009
 5010
 5011
 5012
 5013
 5014
 5015
 5016
 5017
 5018
 5019
 5020
 5021
 5022
 5023
 5024
 5025
 5026
 5027
 5028
 5029
 5030
 5031
 5032
 5033
 5034
 5035
 5036
 5037
 5038
 5039
 5040
 5041
 5042
 5043
 5044
 5045
 5046
 5047
 5048
 5049
 5050
 5051
 5052
 5053
 5054
 5055
 5056
 5057
 5058
 5059
 5060
 5061
 5062
 5063
 5064
 5065
 5066
 5067
 5068
 5069
 5070
 5071
 5072
 5073
 5074
 5075
 5076
 5077
 5078
 5079
 5080
 5081
 5082
 5083
 5084
 5085
 5086
 5087
 5088
 5089
 5090
 5091
 5092
 5093
 5094
 5095
 5096
 5097
 5098
 5099
 5100
 5101
 5102
 5103
 5104
 5105
 5106
 5107
 5108
 5109
 5110
 5111
 5112
 5113
 5114
 5115
 5116
 5117
 5118
 5119
 5120
 5121
 5122
 5123
 5124
 5125
 5126
 5127
 5128
 5129
 5130
 5131
 5132
 5133
 5134
 5135
 5136
 5137
 5138
 5139
 5140
 5141
 5142
 5143
 5144
 5145
 5146
 5147
 5148
 5149
 5150
 5151
 5152
 5153
 5154
 5155
 5156
 5157
 5158
 5159
 5160
 5161
 5162
 5163
 5164
 5165
 5166
 5167
 5168
 5169
 5170
 5171
 5172
 5173
 5174
 5175
 5176
 5177
 5178
 5179
 5180
 5181
 5182
 5183
 5184
 5185
 5186
 5187
 5188
 5189
 5190
 5191
 5192
 5193
 5194
 5195
 5196
 5197
 5198
 5199
 5200
 5201
 5202
 5203
 5204
 5205
 5206
 5207
 5208
 5209
 5210
 5211
 5212
 5213
 5214
 5215
 5216
 5217
 5218
 5219
 5220
 5221
 5222
 5223
 5224
 5225
 5226
 5227
 5228
 5229
 5230
 5231
 5232
 5233
 5234
 5235
 5236
 5237
 5238
 5239
 5240
 5241
 5242
 5243
 5244
 5245
 5246
 5247
 5248
 5249
 5250
 5251
 5252
 5253
 5254
 5255
 5256
 5257
 5258
 5259
 5260
 5261
 5262
 5263
 5264
 5265
 5266
 5267
 5268
 5269
 5270
 5271
 5272
 5273
 5274
 5275
 5276
 5277
 5278
 5279
 5280
 5281
 5282
 5283
 5284
 5285
 5286
 5287
 5288
 5289
 5290
 5291
 5292
 5293
 5294
 5295
 5296
 5297
 5298
 5299
 5300
 5301
 5302
 5303
 5304
 5305
 5306
 5307
 5308
 5309
 5310
 5311
 5312
 5313
 5314
 5315
 5316
 5317
 5318
 5319
 5320
 5321
 5322
 5323
 5324
 5325
 5326
 5327
 5328
 5329
 5330
 5331
 5332
 5333
 5334
 5335
 5336
 5337
 5338
 5339
 5340
 5341
 5342
 5343
 5344
 5345
 5346
 5347
 5348
 5349
 5350
 5351
 5352
 5353
 5354
 5355
 5356
 5357
 5358
 5359
 5360
 5361
 5362
 5363
 5364
 5365
 5366
 5367
 5368
 5369
 5370
 5371
 5372
 5373
 5374
 5375
 5376
 5377
 5378
 5379
 5380
 5381
 5382
 5383
 5384
 5385
 5386
 5387
 5388
 5389
 5390
 5391
 5392
 5393
 5394
 5395
 5396
 5397
 5398
 5399
 5400
 5401
 5402
 5403
 5404
 5405
 5406
 5407
 5408
 5409
 5410
 5411
 5412
 5413
 5414
 5415
 5416
 5417
 5418
 5419
 5420
 5421
 5422
 5423
 5424
 5425
 5426
 5427
 5428
 5429
 5430
 5431
 5432
 5433
 5434
 5435
 5436
 5437
 5438
 5439
 5440
 5441
 5442
 5443
 5444
 5445
 5446
 5447
 5448
 5449
 5450
 5451
 5452
 5453
 5454
 5455
 5456
 5457
 5458
 5459
 5460
 5461
 5462
 5463
 5464
 5465
 5466
 5467
 5468
 5469
 5470
 5471
 5472
 5473
 5474
 5475
 5476
 5477
 5478
 5479
 5480
 5481
 5482
 5483
 5484
 5485
 5486
 5487
 5488
 5489
 5490
 5491
 5492
 5493
 5494
 5495
 5496
 5497
 5498
 5499
 5500
 5501
 5502
 5503
 5504
 5505
 5506
 5507
 5508
 5509
 5510
 5511
 5512
 5513
 5514
 5515
 5516
 5517
 5518
 5519
 5520
 5521
 5522
 5523
 5524
 5525
 5526
 5527
 5528
 5529
 5530
 5531
 5532
 5533
 5534
 5535
 5536
 5537
 5538
 5539
 5540
 5541
 5542
 5543
 5544
 5545
 5546
 5547
 5548
 5549
 5550
 5551
 5552
 5553
 5554
 5555
 5556
 5557
 5558
 5559
 5560
 5561
 5562
 5563
 5564
 5565
 5566
 5567
 5568
 5569
 5570
 5571
 5572
 5573
 5574
 5575
 5576
 5577
 5578
 5579
 5580
 5581
 5582
 5583
 5584
 5585
 5586
 5587
 5588
 5589
 5590
 5591
 5592
 5593
 5594
 5595
 5596
 5597
 5598
 5599
 5600
 5601
 5602
 5603
 5604
 5605
 5606
 5607
 5608
 5609
 5610
 5611
 5612
 5613
 5614
 5615
 5616
 5617
 5618
 5619
 5620
 5621
 5622
 5623
 5624
 5625
 5626
 5627
 5628
 5629
 5630
 5631
 5632
 5633
 5634
 5635
 5636
 5637
 5638
 5639
 5640
 5641
 5642
 5643
 5644
 5645
 5646
 5647
 5648
 5649
 5650
 5651
 5652
 5653
 5654
 5655
 5656
 5657
 5658
 5659
 5660
 5661
 5662
 5663
 5664
 5665
 5666
 5667
 5668
 5669
 5670
 5671
 5672
 5673
 5674
 5675
 5676
 5677
 5678
 5679
 5680
 5681
 5682
 5683
 5684
 5685
 5686
 5687
 5688
 5689
 5690
 5691
 5692
 5693
 5694
 5695
 5696
 5697
 5698
 5699
 5700
 5701
 5702
 5703
 5704
 5705
 5706
 5707
 5708
 5709
 5710
 5711
 5712
 5713
 5714
 5715
 5716
 5717
 5718
 5719
 5720
 5721
 5722
 5723
 5724
 5725
 5726
 5727
 5728
 5729
 5730
 5731
 5732
 5733
 5734
 5735
 5736
 5737
 5738
 5739
 5740
 5741
 5742
 5743
 5744
 5745
 5746
 5747
 5748
 5749
 5750
 5751
 5752
 5753
 5754
 5755
 5756
 5757
 5758
 5759
 5760
 5761
 5762
 5763
 5764
 5765
 5766
 5767
 5768
 5769
 5770
 5771
 5772
 5773
 5774
 5775
 5776
 5777
 5778
 5779
 5780
 5781
 5782
 5783
 5784
 5785
 5786
 5787
 5788
 5789
 5790
 5791
 5792
 5793
 5794
 5795
 5796
 5797
 5798
 5799
 5800
 5801
 5802
 5803
 5804
 5805
 5806
 5807
 5808
 5809
 5810
 5811
 5812
 5813
 5814
 5815
 5816
 5817
 5818
 5819
 5820
 5821
 5822
 5823
 5824
 5825
 5826
 5827
 5828
 5829
 5830
 5831
 5832
 5833
 5834
 5835
 5836
 5837
 5838
 5839
 5840
 5841
 5842
 5843
 5844
 5845
 5846
 5847
 5848
 5849
 5850
 5851
 5852
 5853
 5854
 5855
 5856
 5857
 5858
 5859
 5860
 5861
 5862
 5863
 5864
 5865
 5866
 5867
 5868
 5869
 5870
 5871
 5872
 5873
 5874
 5875
 5876
 5877
 5878
 5879
 5880
 5881
 5882
 5883
 5884
 5885
 5886
 5887
 5888
 5889
 5890
 5891
 5892
 5893
 5894
 5895
 5896
 5897
 5898
 5899
 5900
 5901
 5902
 5903
 5904
 5905
 5906
 5907
 5908
 5909
 5910
 5911
 5912
 5913
 5914
 5915
 5916
 5917
 5918
 5919
 5920
 5921
 5922
 5923
 5924
 5925
 5926
 5927
 5928
 5929
 5930
 5931
 5932
 5933
 5934
 5935
 5936
 5937
 5938
 5939
 5940
 5941
 5942
 5943
 5944
 5945
 5946
 5947
 5948
 5949
 5950
 5951
 5952
 5953
 5954
 5955
 5956
 5957
 5958
 5959
 5960
 5961
 5962
 5963
 5964
 5965
 5966
 5967
 5968
 5969
 5970
 5971
 5972
 5973
 5974
 5975
 5976
 5977
 5978
 5979
 5980
 5981
 5982
 5983
 5984
 5985
 5986
 5987
 5988
 5989
 5990
 5991
 5992
 5993
 5994
 5995
 5996
 5997
 5998
 5999
 6000
 6001
 6002
 6003
 6004
 6005
 6006
 6007
 6008
 6009
 6010
 6011
 6012
 6013
 6014
 6015
 6016
 6017
 6018
 6019
 6020
 6021
 6022
 6023
 6024
 6025
 6026
 6027
 6028
 6029
 6030
 6031
 6032
 6033
 6034
 6035
 6036
 6037
 6038
 6039
 6040
 6041
 6042
 6043
 6044
 6045
 6046
 6047
 6048
 6049
 6050
 6051
 6052
 6053
 6054
 6055
 6056
 6057
 6058
 6059
 6060
 6061
 6062
 6063
 6064
 6065
 6066
 6067
 6068
 6069
 6070
 6071
 6072
 6073
 6074
 6075
 6076
 6077
 6078
 6079
 6080
 6081
 6082
 6083
 6084
 6085
 6086
 6087
 6088
 6089
 6090
 6091
 6092
 6093
 6094
 6095
 6096
 6097
 6098
 6099
 6100
 6101
 6102
 6103
 6104
 6105
 6106
 6107
 6108
 6109
 6110
 6111
 6112
 6113
 6114
 6115
 6116
 6117
 6118
 6119
 6120
 6121
 6122
 6123
 6124
 6125
 6126
 6127
 6128
 6129
 6130
 6131
 6132
 6133
 6134
 6135
 6136
 6137
 6138
 6139
 6140
 6141
 6142
 6143
 6144
 6145
 6146
 6147
 6148
 6149
 6150
 6151
 6152
 6153
 6154
 6155
 6156
 6157
 6158
 6159
 6160
 6161
 6162
 6163
 6164
 6165
 6166
 6167
 6168
 6169
 6170
 6171
 6172
 6173
 6174
 6175
 6176
 6177
 6178
 6179
 6180
 6181
 6182
 6183
 6184
 6185
 6186
 6187
 6188
 6189
 6190
 6191
 6192
 6193
 6194
 6195
 6196
 6197
 6198
 6199
 6200
 6201
 6202
 6203
 6204
 6205
 6206
 6207
 6208
 6209
 6210
 6211
 6212
 6213
 6214
 6215
 6216
 6217
 6218
 6219
 6220
 6221
 6222
 6223
 6224
 6225
 6226
 6227
 6228
 6229
 6230
 6231
 6232
 6233
 6234
 6235
 6236
 6237
 6238
 6239
 6240
 6241
 6242
 6243
 6244
 6245
 6246
 6247
 6248
 6249
 6250
 6251
 6252
 6253
 6254
 6255
 6256
 6257
 6258
 6259
 6260
 6261
 6262
 6263
 6264
 6265
 6266
 6267
 6268
 6269
 6270
 6271
 6272
 6273
 6274
 6275
 6276
 6277
 6278
 6279
 6280
 6281
 6282
 6283
 6284
 6285
 6286
 6287
 6288
 6289
 6290
 6291
 6292
 6293
 6294
 6295
 6296
 6297
 6298
 6299
 6300
 6301
 6302
 6303
 6304
 6305
 6306
 6307
 6308
 6309
 6310
 6311
 6312
 6313
 6314
 6315
 6316
 6317
 6318
 6319
 6320
 6321
 6322
 6323
 6324
 6325
 6326
 6327
 6328
 6329
 6330
 6331
 6332
 6333
 6334
 6335
 6336
 6337
 6338
 6339
 6340
 6341
 6342
 6343
 6344
 6345
 6346
 6347
 6348
 6349
 6350
 6351
 6352
 6353
 6354
 6355
 6356
 6357
 6358
 6359
 6360
 6361
 6362
 6363
 6364
 6365
 6366
 6367
 6368
 6369
 6370
 6371
 6372
 6373
 6374
 6375
 6376
 6377
 6378
 6379
 6380
 6381
 6382
 6383
 6384
 6385
 6386
 6387
 6388
 6389
 6390
 6391
 6392
 6393
 6394
 6395
 6396
 6397
 6398
 6399
 6400
 6401
 6402
 6403
 6404
 6405
 6406
 6407
 6408
 6409
 6410
 6411
 6412
 6413
 6414
 6415
 6416
 6417
 6418
 6419
 6420
 6421
 6422
 6423
 6424
 6425
 6426
 6427
 6428
 6429
 6430
 6431
 6432
 6433
 6434
 6435
 6436
 6437
 6438
 6439
 6440
 6441
 6442
 6443
 6444
 6445
 6446
 6447
 6448
 6449
 6450
 6451
 6452
 6453
 6454
 6455
 6456
 6457
 6458
 6459
 6460
 6461
 6462
 6463
 6464
 6465
 6466
 6467
 6468
 6469
 6470
 6471
 6472
 6473
 6474
 6475
 6476
 6477
 6478
 6479
 6480
 6481
 6482
 6483
 6484
 6485
 6486
 6487
 6488
 6489
 6490
 6491
 6492
 6493
 6494
 6495
 6496
 6497
 6498
 6499
 6500
 6501
 6502
 6503
 6504
 6505
 6506
 6507
 6508
 6509
 6510
 6511
 6512
 6513
 6514
 6515
 6516
 6517
 6518
 6519
 6520
 6521
 6522
 6523
 6524
 6525
 6526
 6527
 6528
 6529
 6530
 6531
 6532
 6533
 6534
 6535
 6536
 6537
 6538
 6539
 6540
 6541
 6542
 6543
 6544
 6545
 6546
 6547
 6548
 6549
 6550
 6551
 6552
 6553
 6554
 6555
 6556
 6557
 6558
 6559
 6560
 6561
 6562
 6563
 6564
 6565
 6566
 6567
 6568
 6569
 6570
 6571
 6572
 6573
 6574
 6575
 6576
 6577
 6578
 6579
 6580
 6581
 6582
 6583
 6584
 6585
 6586
 6587
 6588
 6589
 6590
 6591
 6592
 6593
 6594
 6595
 6596
 6597
 6598
 6599
 6600
 6601
 6602
 6603
 6604
 6605
 6606
 6607
 6608
 6609
 6610
 6611
 6612
 6613
 6614
 6615
 6616
 6617
 6618
 6619
 6620
 6621
 6622
 6623
 6624
 6625
 6626
 6627
 6628
 6629
 6630
 6631
 6632
 6633
 6634
 6635
 6636
 6637
 6638
 6639
 6640
 6641
 6642
 6643
 6644
 6645
 6646
 6647
 6648
 6649
 6650
 6651
 6652
 6653
 6654
 6655
 6656
 6657
 6658
 6659
 6660
 6661
 6662
 6663
 6664
 6665
 6666
 6667
 6668
 6669
 6670
 6671
 6672
 6673
 6674
 6675
 6676
 6677
 6678
 6679
 6680
 6681
 6682
 6683
 6684
 6685
 6686
 6687
 6688
 6689
 6690
 6691
 6692
 6693
 6694
 6695
 6696
 6697
 6698
 6699
 6700
 6701
 6702
 6703
 6704
 6705
 6706
 6707
 6708
 6709
 6710
 6711
 6712
 6713
 6714
 6715
 6716
 6717
 6718
 6719
 6720
 6721
 6722
 6723
 6724
 6725
 6726
 6727
 6728
 6729
 6730
 6731
 6732
 6733
 6734
 6735
 6736
 6737
 6738
 6739
 6740
 6741
 6742
 6743
 6744
 6745
 6746
 6747
 6748
 6749
 6750
 6751
 6752
 6753
 6754
 6755
 6756
 6757
 6758
 6759
 6760
 6761
 6762
 6763
 6764
 6765
 6766
 6767
 6768
 6769
 6770
 6771
 6772
 6773
 6774
 6775
 6776
 6777
 6778
 6779
 6780
 6781
 6782
 6783
 6784
 6785
 6786
 6787
 6788
 6789
 6790
 6791
 6792
 6793
 6794
 6795
 6796
 6797
 6798
 6799
 6800
 6801
 6802
 6803
 6804
 6805
 6806
 6807
 6808
 6809
 6810
 6811
 6812
 6813
 6814
 6815
 6816
 6817
 6818
 6819
 6820
 6821
 6822
 6823
 6824
 6825
 6826
 6827
 6828
 6829
 6830
 6831
 6832
 6833
 6834
 6835
 6836
 6837
 6838
 6839
 6840
 6841
 6842
 6843
 6844
 6845
 6846
 6847
 6848
 6849
 6850
 6851
 6852
 6853
 6854
 6855
 6856
 6857
 6858
 6859
 6860
 6861
 6862
 6863
 6864
 6865
 6866
 6867
 6868
 6869
 6870
 6871
 6872
 6873
 6874
 6875
 6876
 6877
 6878
 6879
 6880
 6881
 6882
 6883
 6884
 6885
 6886
 6887
 6888
 6889
 6890
 6891
 6892
 6893
 6894
 6895
 6896
 6897
 6898
 6899
 6900
 6901
 6902
 6903
 6904
 6905
 6906
 6907
 6908
 6909
 6910
 6911
 6912
 6913
 6914
 6915
 6916
 6917
 6918
 6919
 6920
 6921
 6922
 6923
 6924
 6925
 6926
 6927
 6928
 6929
 6930
 6931
 6932
 6933
 6934
 6935
 6936
 6937
 6938
 6939
 6940
 6941
 6942
 6943
 6944
 6945
 6946
 6947
 6948
 6949
 6950
 6951
 6952
 6953
 6954
 6955
 6956
 6957
 6958
 6959
 6960
 6961
 6962
 6963
 6964
 6965
 6966
 6967
 6968
 6969
 6970
 6971
 6972
 6973
 6974
 6975
 6976
 6977
 6978
 6979
 6980
 6981
 6982
 6983
 6984
 6985
 6986
 6987
 6988
 6989
 6990
 6991
 6992
 6993
 6994
 6995
 6996
 6997
 6998
 6999
 7000
 7001
 7002
 7003
 7004
 7005
 7006
 7007
 7008
 7009
 7010
 7011
 7012
 7013
 7014
 7015
 7016
 7017
 7018
 7019
 7020
 7021
 7022
 7023
 7024
 7025
 7026
 7027
 7028
 7029
 7030
 7031
 7032
 7033
 7034
 7035
 7036
 7037
 7038
 7039
 7040
 7041
 7042
 7043
 7044
 7045
 7046
 7047
 7048
 7049
 7050
 7051
 7052
 7053
 7054
 7055
 7056
 7057
 7058
 7059
 7060
 7061
 7062
 7063
 7064
 7065
 7066
 7067
 7068
 7069
 7070
 7071
 7072
 7073
 7074
 7075
 7076
 7077
 7078
 7079
 7080
 7081
 7082
 7083
 7084
 7085
 7086
 7087
 7088
 7089
 7090
 7091
 7092
 7093
 7094
 7095
 7096
 7097
 7098
 7099
 7100
 7101
 7102
 7103
 7104
 7105
 7106
 7107
 7108
 7109
 7110
 7111
 7112
 7113
 7114
 7115
 7116
 7117
 7118
 7119
 7120
 7121
 7122
 7123
 7124
 7125
 7126
 7127
 7128
 7129
 7130
 7131
 7132
 7133
 7134
 7135
 7136
 7137
 7138
 7139
 7140
 7141
 7142
 7143
 7144
 7145
 7146
 7147
 7148
 7149
 7150
 7151
 7152
 7153
 7154
 7155
 7156
 7157
 7158
 7159
 7160
 7161
 7162
 7163
 7164
 7165
 7166
 7167
 7168
 7169
 7170
 7171
 7172
 7173
 7174
 7175
 7176
 7177
 7178
 7179
 7180
 7181
 7182
 7183
 7184
 7185
 7186
 7187
 7188
 7189
 7190
 7191
 7192
 7193
 7194
 7195
 7196
 7197
 7198
 7199
 7200
 7201
 7202
 7203
 7204
 7205
 7206
 7207
 7208
 7209
 7210
 7211
 7212
 7213
 7214
 7215
 7216
 7217
 7218
 7219
 7220
 7221
 7222
 7223
 7224
 7225
 7226
 7227
 7228
 7229
 7230
 7231
 7232
 7233
 7234
 7235
 7236
 7237
 7238
 7239
 7240
 7241
 7242
 7243
 7244
 7245
 7246
 7247
 7248
 7249
 7250
 7251
 7252
 7253
 7254
 7255
 7256
 7257
 7258
 7259
 7260
 7261
 7262
 7263
 7264
 7265
 7266
 7267
 7268
 7269
 7270
 7271
 7272
 7273
 7274
 7275
 7276
 7277
 7278
 7279
 7280
 7281
 7282
 7283
 7284
 7285
 7286
 7287
 7288
 7289
 7290
 7291
 7292
 7293
 7294
 7295
 7296
 7297
 7298
 7299
 7300
 7301
 7302
 7303
 7304
 7305
 7306
 7307
 7308
 7309
 7310
 7311
 7312
 7313
 7314
 7315
 7316
 7317
 7318
 7319
 7320
 7321
 7322
 7323
 7324
 7325
 7326
 7327
 7328
 7329
 7330
 7331
 7332
 7333
 7334
 7335
 7336
 7337
 7338
 7339
 7340
 7341
 7342
 7343
 7344
 7345
 7346
 7347
 7348
 7349
 7350
 7351
 7352
 7353
 7354
 7355
 7356
 7357
 7358
 7359
 7360
 7361
 7362
 7363
 7364
 7365
 7366
 7367
 7368
 7369
 7370
 7371
 7372
 7373
 7374
 7375
 7376
 7377
 7378
 7379
 7380
 7381
 7382
 7383
 7384
 7385
 7386
 7387
 7388
 7389
 7390
 7391
 7392
 7393
 7394
 7395
 7396
 7397
 7398
 7399
 7400
 7401
 7402
 7403
 7404
 7405
 7406
 7407
 7408
 7409
 7410
 7411
 7412
 7413
 7414
 7415
 7416
 7417
 7418
 7419
 7420
 7421
 7422
 7423
 7424
 7425
 7426
 7427
 7428
 7429
 7430
 7431
 7432
 7433
 7434
 7435
 7436
 7437
 7438
 7439
 7440
 7441
 7442
 7443
 7444
 7445
 7446
 7447
 7448
 7449
 7450
 7451
 7452
 7453
 7454
 7455
 7456
 7457
 7458
 7459
 7460
 7461
 7462
 7463
 7464
 7465
 7466
 7467
 7468
 7469
 7470
 7471
 7472
 7473
 7474
 7475
 7476
 7477
 7478
 7479
 7480
 7481
 7482
 7483
 7484
 7485
 7486
 7487
 7488
 7489
 7490
 7491
 7492
 7493
 7494
 7495
 7496
 7497
 7498
 7499
 7500
 7501
 7502
 7503
 7504
 7505
 7506
 7507
 7508
 7509
 7510
 7511
 7512
 7513
 7514
 7515
 7516
 7517
 7518
 7519
 7520
 7521
 7522
 7523
 7524
 7525
 7526
 7527
 7528
 7529
 7530
 7531
 7532
 7533
 7534
 7535
 7536
 7537
 7538
 7539
 7540
 7541
 7542
 7543
 7544
 7545
 7546
 7547
 7548
 7549
 7550
 7551
 7552
 7553
 7554
 7555
 7556
 7557
 7558
 7559
 7560
 7561
 7562
 7563
 7564
 7565
 7566
 7567
 7568
 7569
 7570
 7571
 7572
 7573
 7574
 7575
 7576
 7577
 7578
 7579
 7580
 7581
 7582
 7583
 7584
 7585
 7586
 7587
 7588
 7589
 7590
 7591
 7592
 7593
 7594
 7595
 7596
 7597
 7598
 7599
 7600
 7601
 7602
 7603
 7604
 7605
 7606
 7607
 7608
 7609
 7610
 7611
 7612
 7613
 7614
 7615
 7616
 7617
 7618
 7619
 7620
 7621
 7622
 7623
 7624
 7625
 7626
 7627
 7628
 7629
 7630
 7631
 7632
 7633
 7634
 7635
 7636
 7637
 7638
 7639
 7640
 7641
 7642
 7643
 7644
 7645
 7646
 7647
 7648
 7649
 7650
 7651
 7652
 7653
 7654
 7655
 7656
 7657
 7658
 7659
 7660
 7661
 7662
 7663
 7664
 7665
 7666
 7667
 7668
 7669
 7670
 7671
 7672
 7673
 7674
 7675
 7676
 7677
 7678
 7679
 7680
 7681
 7682
 7683
 7684
 7685
 7686
 7687
 7688
 7689
 7690
 7691
 7692
 7693
 7694
 7695
 7696
 7697
 7698
 7699
 7700
 7701
 7702
 7703
 7704
 7705
 7706
 7707
 7708
 7709
 7710
 7711
 7712
 7713
 7714
 7715
 7716
 7717
 7718
 7719
 7720
 7721
 7722
 7723
 7724
 7725
 7726
 7727
 7728
 7729
 7730
 7731
 7732
 7733
 7734
 7735
 7736
 7737
 7738
 7739
 7740
 7741
 7742
 7743
 7744
 7745
 7746
 7747
 7748
 7749
 7750
 7751
 7752
 7753
 7754
 7755
 7756
 7757
 7758
 7759
 7760
 7761
 7762
 7763
 7764
 7765
 7766
 7767
 7768
 7769
 7770
 7771
 7772
 7773
 7774
 7775
 7776
 7777
 7778
 7779
 7780
 7781
 7782
 7783
 7784
 7785
 7786
 7787
 7788
 7789
 7790
 7791
 7792
 7793
 7794
 7795
 7796
 7797
 7798
 7799
 7800
 7801
 7802
 7803
 7804
 7805
 7806
 7807
 7808
 7809
 7810
 7811
 7812
 7813
 7814
 7815
 7816
 7817
 7818
 7819
 7820
 7821
 7822
 7823
 7824
 7825
 7826
 7827
 7828
 7829
 7830
 7831
 7832
 7833
 7834
 7835
 7836
 7837
 7838
 7839
 7840
 7841
 7842
 7843
 7844
 7845
 7846
 7847
 7848
 7849
 7850
 7851
 7852
 7853
 7854
 7855
 7856
 7857
 7858
 7859
 7860
 7861
 7862
 7863
 7864
 7865
 7866
 7867
 7868
 7869
 7870
 7871
 7872
 7873
 7874
 7875
 7876
 7877
 7878
 7879
 7880
 7881
 7882
 7883
 7884
 7885
 7886
 7887
 7888
 7889
 7890
 7891
 7892
 7893
 7894
 7895
 7896
 7897
 7898
 7899
 7900
 7901
 7902
 7903
 7904
 7905
 7906
 7907
 7908
 7909
 7910
 7911
 7912
 7913
 7914
 7915
 7916
 7917
 7918
 7919
 7920
 7921
 7922
 7923
 7924
 7925
 7926
 7927
 7928
 7929
 7930
 7931
 7932
 7933
 7934
 7935
 7936
 7937
 7938
 7939
 7940
 7941
 7942
 7943
 7944
 7945
 7946
 7947
 7948
 7949
 7950
 7951
 7952
 7953
 7954
 7955
 7956
 7957
 7958
 7959
 7960
 7961
 7962
 7963
 7964
 7965
 7966
 7967
 7968
 7969
 7970
 7971
 7972
 7973
 7974
 7975
 7976
 7977
 7978
 7979
 7980
 7981
 7982
 7983
 7984
 7985
 7986
 7987
 7988
 7989
 7990
 7991
 7992
 7993
 7994
 7995
 7996
 7997
 7998
 7999
 8000
 8001
 8002
 8003
 8004
 8005
 8006
 8007
 8008
 8009
 8010
 8011
 8012
 8013
 8014
 8015
 8016
 8017
 8018
 8019
 8020
 8021
 8022
 8023
 8024
 8025
 8026
 8027
 8028
 8029
 8030
 8031
 8032
 8033
 8034
 8035
 8036
 8037
 8038
 8039
 8040
 8041
 8042
 8043
 8044
 8045
 8046
 8047
 8048
 8049
 8050
 8051
 8052
 8053
 8054
 8055
 8056
 8057
 8058
 8059
 8060
 8061
 8062
 8063
 8064
 8065
 8066
 8067
 8068
 8069
 8070
 8071
 8072
 8073
 8074
 8075
 8076
 8077
 8078
 8079
 8080
 8081
 8082
 8083
 8084
 8085
 8086
 8087
 8088
 8089
 8090
 8091
 8092
 8093
 8094
 8095
 8096
 8097
 8098
 8099
 8100
 8101
 8102
 8103
 8104
 8105
 8106
 8107
 8108
 8109
 8110
 8111
 8112
 8113
 8114
 8115
 8116
 8117
 8118
 8119
 8120
 8121
 8122
 8123
 8124
 8125
 8126
 8127
 8128
 8129
 8130
 8131
 8132
 8133
 8134
 8135
 8136
 8137
 8138
 8139
 8140
 8141
 8142
 8143
 8144
 8145
 8146
 8147
 8148
 8149
 8150
 8151
 8152
 8153
 8154
 8155
 8156
 8157
 8158
 8159
 8160
 8161
 8162
 8163
 8164
 8165
 8166
 8167
 8168
 8169
 8170
 8171
 8172
 8173
 8174
 8175
 8176
 8177
 8178
 8179
 8180
 8181
 8182
 8183
 8184
 8185
 8186
 8187
 8188
 8189
 8190
 8191
 8192
 8193
 8194
 8195
 8196
 8197
 8198
 8199
 8200
 8201
 8202
 8203
 8204
 8205
 8206
 8207
 8208
 8209
 8210
 8211
 8212
 8213
 8214
 8215
 8216
 8217
 8218
 8219
 8220
 8221
 8222
 8223
 8224
 8225
 8226
 8227
 8228
 8229
 8230
 8231
 8232
 8233
 8234
 8235
 8236
 8237
 8238
 8239
 8240
 8241
 8242
 8243
 8244
 8245
 8246
 8247
 8248
 8249
 8250
 8251
 8252
 8253
 8254
 8255
 8256
 8257
 8258
 8259
 8260
 8261
 8262
 8263
 8264
 8265
 8266
 8267
 8268
 8269
 8270
 8271
 8272
 8273
 8274
 8275
 8276
 8277
 8278
 8279
 8280
 8281
 8282
 8283
 8284
 8285
 8286
 8287
 8288
 8289
 8290
 8291
 8292
 8293
 8294
 8295
 8296
 8297
 8298
 8299
 8300
 8301
 8302
 8303
 8304
 8305
 8306
 8307
 8308
 8309
 8310
 8311
 8312
 8313
 8314
 8315
 8316
 8317
 8318
 8319
 8320
 8321
 8322
 8323
 8324
 8325
 8326
 8327
 8328
 8329
 8330
 8331
 8332
 8333
 8334
 8335
 8336
 8337
 8338
 8339
 8340
 8341
 8342
 8343
 8344
 8345
 8346
 8347
 8348
 8349
 8350
 8351
 8352
 8353
 8354
 8355
 8356
 8357
 8358
 8359
 8360
 8361
 8362
 8363
 8364
 8365
 8366
 8367
 8368
 8369
 8370
 8371
 8372
 8373
 8374
 8375
 8376
 8377
 8378
 8379
 8380
 8381
 8382
 8383
 8384
 8385
 8386
 8387
 8388
 8389
 8390
 8391
 8392
 8393
 8394
 8395
 8396
 8397
 8398
 8399
 8400
 8401
 8402
 8403
 8404
 8405
 8406
 8407
 8408
 8409
 8410
 8411
 8412
 8413
 8414
 8415
 8416
 8417
 8418
 8419
 8420
 8421
 8422
 8423
 8424
 8425
 8426
 8427
 8428
 8429
 8430
 8431
 8432
 8433
 8434
 8435
 8436
 8437
 8438
 8439
 8440
 8441
 8442
 8443
 8444
 8445
 8446
 8447
 8448
 8449
 8450
 8451
 8452
 8453
 8454
 8455
 8456
 8457
 8458
 8459
 8460
 8461
 8462
 8463
 8464
 8465
 8466
 8467
 8468
 8469
 8470
 8471
 8472
 8473
 8474
 8475
 8476
 8477
 8478
 8479
 8480
 8481
 8482
 8483
 8484
 8485
 8486
 8487
 8488
 8489
 8490
 8491
 8492
 8493
 8494
 8495
 8496
 8497
 8498
 8499
 8500
 8501
 8502
 8503
 8504
 8505
 8506
 8507
 8508
 8509
 8510
 8511
 8512
 8513
 8514
 8515
 8516
 8517
 8518
 8519
 8520
 8521
 8522
 8523
 8524
 8525
 8526
 8527
 8528
 8529
 8530
 8531
 8532
 8533
 8534
 8535
 8536
 8537
 8538
 8539
 8540
 8541
 8542
 8543
 8544
 8545
 8546
 8547
 8548
 8549
 8550
 8551
 8552
 8553
 8554
 8555
 8556
 8557
 8558
 8559
 8560
 8561
 8562
 8563
 8564
 8565
 8566
 8567
 8568
 8569
 8570
 8571
 8572
 8573
 8574
 8575
 8576
 8577
 8578
 8579
 8580
 8581
 8582
 8583
 8584
 8585
 8586
 8587
 8588
 8589
 8590
 8591
 8592
 8593
 8594
 8595
 8596
 8597
 8598
 8599
 8600
 8601
 8602
 8603
 8604
 8605
 8606
 8607
 8608
 8609
 8610
 8611
 8612
 8613
 8614
 8615
 8616
 8617
 8618
 8619
 8620
 8621
 8622
 8623
 8624
 8625
 8626
 8627
 8628
 8629
 8630
 8631
 8632
 8633
 8634
 8635
 8636
 8637
 8638
 8639
 8640
 8641
 8642
 8643
 8644
 8645
 8646
 8647
 8648
 8649
 8650
 8651
 8652
 8653
 8654
 8655
 8656
 8657
 8658
 8659
 8660
 8661
 8662
 8663
 8664
 8665
 8666
 8667
 8668
 8669
 8670
 8671
 8672
 8673
 8674
 8675
 8676
 8677
 8678
 8679
 8680
 8681
 8682
 8683
 8684
 8685
 8686
 8687
 8688
 8689
 8690
 8691
 8692
 8693
 8694
 8695
 8696
 8697
 8698
 8699
 8700
 8701
 8702
 8703
 8704
 8705
 8706
 8707
 8708
 8709
 8710
 8711
 8712
 8713
 8714
 8715
 8716
 8717
 8718
 8719
 8720
 8721
 8722
 8723
 8724
 8725
 8726
 8727
 8728
 8729
 8730
 8731
 8732
 8733
 8734
 8735
 8736
 8737
 8738
 8739
 8740
 8741
 8742
 8743
 8744
 8745
 8746
 8747
 8748
 8749
 8750
 8751
 8752
 8753
 8754
 8755
 8756
 8757
 8758
 8759
 8760
 8761
 8762
 8763
 8764
 8765
 8766
 8767
 8768
 8769
 8770
 8771
 8772
 8773
 8774
 8775
 8776
 8777
 8778
 8779
 8780
 8781
 8782
 8783
 8784
 8785
 8786
 8787
 8788
 8789
 8790
 8791
 8792
 8793
 8794
 8795
 8796
 8797
 8798
 8799
 8800
 8801
 8802
 8803
 8804
 8805
 8806
 8807
 8808
 8809
 8810
 8811
 8812
 8813
 8814
 8815
 8816
 8817
 8818
 8819
 8820
 8821
 8822
 8823
 8824
 8825
 8826
 8827
 8828
 8829
 8830
 8831
 8832
 8833
 8834
 8835
 8836
 8837
 8838
 8839
 8840
 8841
 8842
 8843
 8844
 8845
 8846
 8847
 8848
 8849
 8850
 8851
 8852
 8853
 8854
 8855
 8856
 8857
 8858
 8859
 8860
 8861
 8862
 8863
 8864
 8865
 8866
 8867
 8868
 8869
 8870
 8871
 8872
 8873
 8874
 8875
 8876
 8877
 8878
 8879
 8880
 8881
 8882
 8883
 8884
 8885
 8886
 8887
 8888
 8889
 8890
 8891
 8892
 8893
 8894
 8895
 8896
 8897
 8898
 8899
 8900
 8901
 8902
 8903
 8904
 8905
 8906
 8907
 8908
 8909
 8910
 8911
 8912
 8913
 8914
 8915
 8916
 8917
 8918
 8919
 8920
 8921
 8922
 8923
 8924
 8925
 8926
 8927
 8928
 8929
 8930
 8931
 8932
 8933
 8934
 8935
 8936
 8937
 8938
 8939
 8940
 8941
 8942
 8943
 8944
 8945
 8946
 8947
 8948
 8949
 8950
 8951
 8952
 8953
 8954
 8955
 8956
 8957
 8958
 8959
 8960
 8961
 8962
 8963
 8964
 8965
 8966
 8967
 8968
 8969
 8970
 8971
 8972
 8973
 8974
 8975
 8976
 8977
 8978
 8979
 8980
 8981
 8982
 8983
 8984
 8985
 8986
 8987
 8988
 8989
 8990
 8991
 8992
 8993
 8994
 8995
 8996
 8997
 8998
 8999
 9000
 9001
 9002
 9003
 9004
 9005
 9006
 9007
 9008
 9009
 9010
 9011
 9012
 9013
 9014
 9015
 9016
 9017
 9018
 9019
 9020
 9021
 9022
 9023
 9024
 9025
 9026
 9027
 9028
 9029
 9030
 9031
 9032
 9033
 9034
 9035
 9036
 9037
 9038
 9039
 9040
 9041
 9042
 9043
 9044
 9045
 9046
 9047
 9048
 9049
 9050
 9051
 9052
 9053
 9054
 9055
 9056
 9057
 9058
 9059
 9060
 9061
 9062
 9063
 9064
 9065
 9066
 9067
 9068
 9069
 9070
 9071
 9072
 9073
 9074
 9075
 9076
 9077
 9078
 9079
 9080
 9081
 9082
 9083
 9084
 9085
 9086
 9087
 9088
 9089
 9090
 9091
 9092
 9093
 9094
 9095
 9096
 9097
 9098
 9099
 9100
 9101
 9102
 9103
 9104
 9105
 9106
 9107
 9108
 9109
 9110
 9111
 9112
 9113
 9114
 9115
 9116
 9117
 9118
 9119
 9120
 9121
 9122
 9123
 9124
 9125
 9126
 9127
 9128
 9129
 9130
 9131
 9132
 9133
 9134
 9135
 9136
 9137
 9138
 9139
 9140
 9141
 9142
 9143
 9144
 9145
 9146
 9147
 9148
 9149
 9150
 9151
 9152
 9153
 9154
 9155
 9156
 9157
 9158
 9159
 9160
 9161
 9162
 9163
 9164
 9165
 9166
 9167
 9168
 9169
 9170
 9171
 9172
 9173
 9174
 9175
 9176
 9177
 9178
 9179
 9180
 9181
 9182
 9183
 9184
 9185
 9186
 9187
 9188
 9189
 9190
 9191
 9192
 9193
 9194
 9195
 9196
 9197
 9198
 9199
 9200
 9201
 9202
 9203
 9204
 9205
 9206
 9207
 9208
 9209
 9210
 9211
 9212
 9213
 9214
 9215
 9216
 9217
 9218
 9219
 9220
 9221
 9222
 9223
 9224
 9225
 9226
 9227
 9228
 9229
 9230
 9231
 9232
 9233
 9234
 9235
 9236
 9237
 9238
 9239
 9240
 9241
 9242
 9243
 9244
 9245
 9246
 9247
 9248
 9249
 9250
 9251
 9252
 9253
 9254
 9255
 9256
 9257
 9258
 9259
 9260
 9261
 9262
 9263
 9264
 9265
 9266
 9267
 9268
 9269
 9270
 9271
 9272
 9273
 9274
 9275
 9276
 9277
 9278
 9279
 9280
 9281
 9282
 9283
 9284
 9285
 9286
 9287
 9288
 9289
 9290
 9291
 9292
 9293
 9294
 9295
 9296
 9297
 9298
 9299
 9300
 9301
 9302
 9303
 9304
 9305
 9306
 9307
 9308
 9309
 9310
 9311
 9312
 9313
 9314
 9315
 9316
 9317
 9318
 9319
 9320
 9321
 9322
 9323
 9324
 9325
 9326
 9327
 9328
 9329
 9330
 9331
 9332
 9333
 9334
 9335
 9336
 9337
 9338
 9339
 9340
 9341
 9342
 9343
 9344
 9345
 9346
 9347
 9348
 9349
 9350
 9351
 9352
 9353
 9354
 9355
 9356
 9357
 9358
 9359
 9360
 9361
 9362
 9363
 9364
 9365
 9366
 9367
 9368
 9369
 9370
 9371
 9372
 9373
 9374
 9375
 9376
 9377
 9378
 9379
 9380
 9381
 9382
 9383
 9384
 9385
 9386
 9387
 9388
 9389
 9390
 9391
 9392
 9393
 9394
 9395
 9396
 9397
 9398
 9399
 9400
 9401
 9402
 9403
 9404
 9405
 9406
 9407
 9408
 9409
 9410
 9411
 9412
 9413
 9414
 9415
 9416
 9417
 9418
 9419
 9420
 9421
 9422
 9423
 9424
 9425
 9426
 9427
 9428
 9429
 9430
 9431
 9432
 9433
 9434
 9435
 9436
 9437
 9438
 9439
 9440
 9441
 9442
 9443
 9444
 9445
 9446
 9447
 9448
 9449
 9450
 9451
 9452
 9453
 9454
 9455
 9456
 9457
 9458
 9459
 9460
 9461
 9462
 9463
 9464
 9465
 9466
 9467
 9468
 9469
 9470
 9471
 9472
 9473
 9474
 9475
 9476
 9477
 9478
 9479
 9480
 9481
 9482
 9483
 9484
 9485
 9486
 9487
 9488
 9489
 9490
 9491
 9492
 9493
 9494
 9495
 9496
 9497
 9498
 9499
 9500
 9501
 9502
 9503
 9504
 9505
 9506
 9507
 9508
 9509
 9510
 9511
 9512
 9513
 9514
 9515
 9516
 9517
 9518
 9519
 9520
 9521
 9522
 9523
 9524
 9525
 9526
 9527
 9528
 9529
 9530
 9531
 9532
 9533
 9534
 9535
 9536
 9537
 9538
 9539
 9540
 9541
 9542
 9543
 9544
 9545
 9546
 9547
 9548
 9549
 9550
 9551
 9552
 9553
 9554
 9555
 9556
 9557
 9558
 9559
 9560
 9561
 9562
 9563
 9564
 9565
 9566
 9567
 9568
 9569
 9570
 9571
 9572
 9573
 9574
 9575
 9576
 9577
 9578
 9579
 9580
 9581
 9582
 9583
 9584
 9585
 9586
 9587
 9588
 9589
 9590
 9591
 9592
 9593
 9594
 9595
 9596
 9597
 9598
 9599
 9600
 9601
 9602
 9603
 9604
 9605
 9606
 9607
 9608
 9609
 9610
 9611
 9612
 9613
 9614
 9615
 9616
 9617
 9618
 9619
 9620
 9621
 9622
 9623
 9624
 9625
 9626
 9627
 9628
 9629
 9630
 9631
 9632
 9633
 9634
 9635
 9636
 9637
 9638
 9639
 9640
 9641
 9642
 9643
 9644
 9645
 9646
 9647
 9648
 9649
 9650
 9651
 9652
 9653
 9654
 9655
 9656
 9657
 9658
 9659
 9660
 9661
 9662
 9663
 9664
 9665
 9666
 9667
 9668
 9669
 9670
 9671
 9672
 9673
 9674
 9675
 9676
 9677
 9678
 9679
 9680
 9681
 9682
 9683
 9684
 9685
 9686
 9687
 9688
 9689
 9690
 9691
 9692
 9693
 9694
 9695
 9696
 9697
 9698
 9699
 9700
 9701
 9702
 9703
 9704
 9705
 9706
 9707
 9708
 9709
 9710
 9711
 9712
 9713
 9714
 9715
 9716
 9717
 9718
 9719
 9720
 9721
 9722
 9723
 9724
 9725
 9726
 9727
 9728
 9729
 9730
 9731
 9732
 9733
 9734
 9735
 9736
 9737
 9738
 9739
 9740
 9741
 9742
 9743
 9744
 9745
 9746
 9747
 9748
 9749
 9750
 9751
 9752
 9753
 9754
 9755
 9756
 9757
 9758
 9759
 9760
 9761
 9762
 9763
 9764
 9765
 9766
 9767
 9768
 9769
 9770
 9771
 9772
 9773
 9774
 9775
 9776
 9777
 9778
 9779
 9780
 9781
 9782
 9783
 9784
 9785
 9786
 9787
 9788
 9789
 9790
 9791
 9792
 9793
 9794
 9795
 9796
 9797
 9798
 9799
 9800
 9801
 9802
 9803
 9804
 9805
 9806
 9807
 9808
 9809
 9810
 9811
 9812
 9813
 9814
 9815
 9816
 9817
 9818
 9819
 9820
 9821
 9822
 9823
 9824
 9825
 9826
 9827
 9828
 9829
 9830
 9831
 9832
 9833
 9834
 9835
 9836
 9837
 9838
 9839
 9840
 9841
 9842
 9843
 9844
 9845
 9846
 9847
 9848
 9849
 9850
 9851
 9852
 9853
 9854
 9855
 9856
 9857
 9858
 9859
 9860
 9861
 9862
 9863
 9864
 9865
 9866
 9867
 9868
 9869
 9870
 9871
 9872
 9873
 9874
 9875
 9876
 9877
 9878
 9879
 9880
 9881
 9882
 9883
 9884
 9885
 9886
 9887
 9888
 9889
 9890
 9891
 9892
 9893
 9894
 9895
 9896
 9897
 9898
 9899
 9900
 9901
 9902
 9903
 9904
 9905
 9906
 9907
 9908
 9909
 9910
 9911
 9912
 9913
 9914
 9915
 9916
 9917
 9918
 9919
 9920
 9921
 9922
 9923
 9924
 9925
 9926
 9927
 9928
 9929
 9930
 9931
 9932
 9933
 9934
 9935
 9936
 9937
 9938
 9939
 9940
 9941
 9942
 9943
 9944
 9945
 9946
 9947
 9948
 9949
 9950
 9951
 9952
 9953
 9954
 9955
 9956
 9957
 9958
 9959
 9960
 9961
 9962
 9963
 9964
 9965
 9966
 9967
 9968
 9969
 9970
 9971
 9972
 9973
 9974
 9975
 9976
 9977
 9978
 9979
 9980
 9981
 9982
 9983
 9984
 9985
 9986
 9987
 9988
 9989
 9990
 9991
 9992
 9993
 9994
 9995
 9996
 9997
 9998
 9999
10000
10001
10002
10003
10004
10005
10006
10007
10008
10009
10010
10011
10012
10013
10014
10015
10016
10017
10018
10019
10020
10021
10022
10023
10024
10025
10026
10027
10028
10029
10030
10031
10032
10033
10034
10035
10036
10037
10038
10039
10040
10041
10042
10043
10044
10045
10046
10047
10048
10049
10050
10051
10052
10053
10054
10055
10056
10057
10058
10059
10060
10061
10062
10063
10064
10065
10066
10067
10068
10069
10070
10071
10072
10073
10074
10075
10076
10077
10078
10079
10080
10081
10082
10083
10084
10085
10086
10087
10088
10089
10090
10091
10092
10093
10094
10095
10096
10097
10098
10099
10100
10101
10102
10103
10104
10105
10106
10107
10108
10109
10110
10111
10112
10113
10114
10115
10116
10117
10118
10119
10120
10121
10122
10123
10124
10125
10126
10127
10128
10129
10130
10131
10132
10133
10134
10135
10136
10137
10138
10139
10140
10141
10142
10143
10144
10145
10146
10147
10148
10149
10150
10151
10152
10153
10154
10155
10156
10157
10158
10159
10160
10161
10162
10163
10164
10165
10166
10167
10168
10169
10170
10171
10172
10173
10174
10175
10176
10177
10178
10179
10180
10181
10182
10183
10184
10185
10186
10187
10188
10189
10190
10191
10192
10193
10194
10195
10196
10197
10198
10199
10200
10201
10202
10203
10204
10205
10206
10207
10208
10209
10210
10211
10212
10213
10214
10215
10216
10217
10218
10219
10220
10221
10222
10223
10224
10225
10226
10227
10228
10229
10230
10231
10232
10233
10234
10235
10236
10237
10238
10239
10240
10241
10242
10243
10244
10245
10246
10247
10248
10249
10250
10251
10252
10253
10254
10255
10256
10257
10258
10259
10260
10261
10262
10263
10264
10265
10266
10267
10268
10269
10270
10271
10272
10273
10274
10275
10276
10277
10278
10279
10280
10281
10282
10283
10284
10285
10286
10287
10288
10289
10290
10291
10292
10293
10294
10295
10296
10297
10298
10299
10300
10301
10302
10303
10304
10305
10306
10307
10308
10309
10310
10311
10312
10313
10314
10315
10316
10317
10318
10319
10320
10321
10322
10323
10324
10325
10326
10327
10328
10329
10330
10331
10332
10333
10334
10335
10336
10337
10338
10339
10340
10341
10342
10343
10344
10345
10346
10347
10348
10349
10350
10351
10352
10353
10354
10355
10356
10357
10358
10359
10360
10361
10362
10363
10364
10365
10366
10367
10368
10369
10370
10371
10372
10373
10374
10375
10376
10377
10378
10379
10380
10381
10382
10383
10384
10385
10386
10387
10388
10389
10390
10391
10392
10393
10394
10395
10396
10397
10398
10399
10400
10401
10402
10403
10404
10405
10406
10407
10408
10409
10410
10411
10412
10413
10414
10415
10416
10417
10418
10419
10420
10421
10422
10423
10424
10425
10426
10427
10428
10429
10430
10431
10432
10433
10434
10435
10436
10437
10438
10439
10440
10441
10442
10443
10444
10445
10446
10447
10448
10449
10450
10451
10452
10453
10454
10455
10456
10457
10458
10459
10460
10461
10462
10463
10464
10465
10466
10467
10468
10469
10470
10471
10472
10473
10474
10475
10476
10477
10478
10479
10480
10481
10482
10483
10484
10485
10486
10487
10488
10489
10490
10491
10492
10493
10494
10495
10496
10497
10498
10499
10500
10501
10502
10503
10504
10505
10506
10507
10508
10509
10510
10511
10512
10513
10514
10515
10516
10517
10518
10519
10520
10521
10522
10523
10524
10525
10526
10527
10528
10529
10530
10531
10532
10533
10534
10535
10536
10537
10538
10539
10540
10541
10542
10543
10544
10545
10546
10547
10548
10549
10550
10551
10552
10553
10554
10555
10556
10557
10558
10559
10560
10561
10562
10563
10564
10565
10566
10567
10568
10569
10570
10571
10572
10573
10574
10575
10576
10577
10578
10579
10580
10581
10582
10583
10584
10585
10586
10587
10588
10589
10590
10591
10592
10593
10594
10595
10596
10597
10598
10599
10600
10601
10602
10603
10604
10605
10606
10607
10608
10609
10610
10611
10612
10613
10614
10615
10616
10617
10618
10619
10620
10621
10622
10623
10624
10625
10626
10627
10628
10629
10630
10631
10632
10633
10634
10635
10636
10637
10638
10639
10640
10641
10642
10643
10644
10645
10646
10647
10648
10649
10650
10651
10652
10653
10654
10655
10656
10657
10658
10659
10660
10661
10662
10663
10664
10665
10666
10667
10668
10669
10670
10671
10672
10673
10674
10675
10676
10677
10678
10679
10680
10681
10682
10683
10684
10685
10686
10687
10688
10689
10690
10691
10692
10693
10694
10695
10696
10697
10698
10699
10700
10701
10702
10703
10704
10705
10706
10707
10708
10709
10710
10711
10712
10713
10714
10715
10716
10717
10718
10719
10720
10721
10722
10723
10724
10725
10726
10727
10728
10729
10730
10731
10732
10733
10734
10735
10736
10737
10738
10739
10740
10741
10742
10743
10744
10745
10746
10747
10748
10749
10750
10751
10752
10753
10754
10755
10756
10757
10758
10759
10760
10761
10762
10763
10764
10765
10766
10767
10768
10769
10770
10771
10772
10773
10774
10775
10776
10777
10778
10779
10780
10781
10782
10783
10784
10785
10786
10787
10788
10789
10790
10791
10792
10793
10794
10795
10796
10797
10798
10799
10800
10801
10802
10803
10804
10805
10806
10807
10808
10809
10810
10811
10812
10813
10814
10815
10816
10817
10818
10819
10820
10821
10822
10823
10824
10825
10826
10827
10828
10829
10830
10831
10832
10833
10834
10835
10836
10837
10838
10839
10840
10841
10842
10843
10844
10845
10846
10847
10848
10849
10850
10851
10852
10853
10854
10855
10856
10857
10858
10859
10860
10861
10862
10863
10864
10865
10866
10867
10868
10869
10870
10871
10872
10873
10874
10875
10876
10877
10878
10879
10880
10881
10882
10883
10884
10885
10886
10887
10888
10889
10890
10891
10892
10893
10894
10895
10896
10897
10898
10899
10900
10901
10902
10903
10904
10905
10906
10907
10908
10909
10910
10911
10912
10913
10914
10915
10916
10917
10918
10919
10920
10921
10922
10923
10924
10925
10926
10927
10928
10929
10930
10931
10932
10933
10934
10935
10936
10937
10938
10939
10940
10941
10942
10943
10944
10945
10946
10947
10948
10949
10950
10951
10952
10953
10954
10955
10956
10957
10958
10959
10960
10961
10962
10963
10964
10965
10966
10967
10968
10969
10970
10971
10972
10973
10974
10975
10976
10977
10978
10979
10980
10981
10982
10983
10984
10985
10986
10987
10988
10989
10990
10991
10992
10993
10994
10995
10996
10997
10998
10999
11000
11001
11002
11003
11004
11005
11006
11007
11008
11009
11010
11011
11012
11013
11014
11015
11016
11017
11018
11019
11020
11021
11022
11023
11024
11025
11026
11027
11028
11029
11030
11031
11032
11033
11034
11035
11036
11037
11038
11039
11040
11041
11042
11043
11044
11045
11046
11047
11048
11049
11050
11051
11052
11053
11054
11055
11056
11057
11058
11059
11060
11061
11062
11063
11064
11065
11066
11067
11068
11069
11070
11071
11072
11073
11074
11075
11076
11077
11078
11079
11080
11081
11082
11083
11084
11085
11086
11087
11088
11089
11090
11091
11092
11093
11094
11095
11096
11097
11098
11099
11100
11101
11102
11103
11104
11105
11106
11107
11108
11109
11110
11111
11112
11113
11114
11115
11116
11117
11118
11119
11120
11121
11122
11123
11124
11125
11126
11127
11128
11129
11130
11131
11132
11133
11134
11135
11136
11137
11138
11139
11140
11141
11142
11143
11144
11145
11146
11147
11148
11149
11150
11151
11152
11153
11154
11155
11156
11157
11158
11159
11160
11161
11162
11163
11164
11165
11166
11167
11168
11169
11170
11171
11172
11173
11174
11175
11176
11177
11178
11179
11180
11181
11182
11183
11184
11185
11186
11187
11188
11189
11190
11191
11192
11193
11194
11195
11196
11197
11198
11199
11200
11201
11202
11203
11204
11205
11206
11207
11208
11209
11210
11211
11212
11213
11214
11215
11216
11217
11218
11219
11220
11221
11222
11223
11224
11225
11226
11227
11228
11229
11230
11231
11232
11233
11234
11235
11236
11237
11238
11239
11240
11241
11242
11243
11244
11245
11246
11247
11248
11249
11250
11251
11252
11253
11254
11255
11256
11257
11258
11259
11260
11261
11262
11263
11264
11265
11266
11267
11268
11269
11270
11271
11272
11273
11274
11275
11276
11277
11278
11279
11280
11281
11282
11283
11284
11285
11286
11287
11288
11289
11290
11291
11292
11293
11294
11295
11296
11297
11298
11299
11300
11301
11302
11303
11304
11305
11306
11307
11308
11309
11310
11311
11312
11313
11314
11315
11316
11317
11318
11319
11320
11321
11322
11323
11324
11325
11326
11327
11328
11329
11330
11331
11332
11333
11334
11335
11336
11337
11338
11339
11340
11341
11342
11343
11344
11345
11346
11347
11348
11349
11350
11351
11352
11353
11354
11355
11356
11357
11358
11359
11360
11361
11362
11363
11364
11365
11366
11367
11368
11369
11370
11371
11372
11373
11374
11375
11376
11377
11378
11379
11380
11381
11382
11383
11384
11385
11386
11387
11388
11389
11390
11391
11392
11393
11394
11395
11396
11397
11398
11399
11400
11401
11402
11403
11404
11405
11406
11407
11408
11409
11410
11411
11412
11413
11414
11415
11416
11417
11418
11419
11420
11421
11422
11423
11424
11425
11426
11427
11428
11429
11430
11431
11432
11433
11434
11435
11436
11437
11438
11439
11440
11441
11442
11443
11444
11445
11446
11447
11448
11449
11450
11451
11452
11453
11454
11455
11456
11457
11458
11459
11460
11461
11462
11463
11464
11465
11466
11467
11468
11469
11470
11471
11472
11473
11474
11475
11476
11477
11478
11479
11480
11481
11482
11483
11484
11485
11486
11487
11488
11489
11490
11491
11492
11493
11494
11495
11496
11497
11498
11499
11500
11501
11502
11503
11504
11505
11506
11507
11508
11509
11510
11511
11512
11513
11514
11515
11516
11517
11518
11519
11520
11521
11522
11523
11524
11525
11526
11527
11528
11529
11530
11531
11532
11533
11534
11535
11536
11537
11538
11539
11540
11541
11542
11543
11544
11545
11546
11547
11548
11549
11550
11551
11552
11553
11554
11555
11556
11557
11558
11559
11560
11561
11562
11563
11564
11565
11566
11567
11568
11569
11570
11571
11572
11573
11574
11575
11576
11577
11578
11579
11580
11581
11582
11583
11584
11585
11586
11587
11588
11589
11590
11591
11592
11593
11594
11595
11596
11597
11598
11599
11600
11601
11602
11603
11604
11605
11606
11607
11608
11609
11610
11611
11612
11613
11614
11615
11616
11617
11618
11619
11620
11621
11622
11623
11624
11625
11626
11627
11628
11629
11630
11631
11632
11633
11634
11635
11636
11637
11638
11639
11640
11641
11642
11643
11644
11645
11646
11647
11648
11649
11650
11651
11652
11653
11654
11655
11656
11657
11658
11659
11660
11661
11662
11663
11664
11665
11666
11667
11668
11669
11670
11671
11672
11673
11674
11675
11676
11677
11678
11679
11680
11681
11682
11683
11684
11685
11686
11687
11688
11689
11690
11691
11692
11693
11694
11695
11696
11697
11698
11699
11700
11701
11702
11703
11704
11705
11706
11707
11708
11709
11710
11711
11712
11713
11714
11715
11716
11717
11718
11719
11720
11721
11722
11723
11724
11725
11726
11727
11728
11729
11730
11731
11732
11733
11734
11735
11736
11737
11738
11739
11740
11741
11742
11743
11744
11745
11746
11747
11748
11749
11750
11751
11752
11753
11754
11755
11756
11757
11758
11759
11760
11761
11762
11763
11764
11765
11766
11767
11768
11769
11770
11771
11772
11773
11774
11775
11776
11777
11778
11779
11780
11781
11782
11783
11784
11785
11786
11787
11788
11789
11790
11791
11792
11793
11794
11795
11796
11797
11798
11799
11800
11801
11802
11803
11804
11805
11806
11807
11808
11809
11810
11811
11812
11813
11814
11815
11816
11817
11818
11819
11820
11821
11822
11823
11824
11825
11826
11827
11828
11829
11830
11831
11832
11833
11834
11835
11836
11837
11838
11839
11840
11841
11842
11843
11844
11845
11846
11847
11848
11849
11850
11851
11852
11853
11854
11855
11856
11857
11858
11859
11860
11861
11862
11863
11864
11865
11866
11867
11868
11869
11870
11871
11872
11873
11874
11875
11876
11877
11878
11879
11880
11881
11882
11883
11884
11885
11886
11887
11888
11889
11890
11891
11892
11893
11894
11895
11896
11897
11898
11899
11900
11901
11902
11903
11904
11905
11906
11907
11908
11909
11910
11911
11912
11913
11914
11915
11916
11917
11918
11919
11920
11921
11922
11923
11924
11925
11926
11927
11928
11929
11930
11931
11932
11933
11934
11935
11936
11937
11938
11939
11940
11941
11942
11943
11944
11945
11946
11947
11948
11949
11950
11951
11952
11953
11954
11955
11956
11957
11958
11959
11960
11961
11962
11963
11964
11965
11966
11967
11968
11969
11970
11971
11972
11973
11974
11975
11976
11977
11978
11979
11980
11981
11982
11983
11984
11985
11986
11987
11988
11989
11990
11991
11992
11993
11994
11995
11996
11997
11998
11999
12000
12001
12002
12003
12004
12005
12006
12007
12008
12009
12010
12011
12012
12013
12014
12015
12016
12017
12018
12019
12020
12021
12022
12023
12024
12025
12026
12027
12028
12029
12030
12031
12032
12033
12034
12035
12036
12037
12038
12039
12040
12041
12042
12043
12044
12045
12046
12047
12048
12049
12050
12051
12052
12053
12054
12055
12056
12057
12058
12059
12060
12061
12062
12063
12064
12065
12066
12067
12068
12069
12070
12071
12072
12073
12074
12075
12076
12077
12078
12079
12080
12081
12082
12083
12084
12085
12086
12087
12088
12089
12090
12091
12092
12093
12094
12095
12096
12097
12098
12099
12100
12101
12102
12103
12104
12105
12106
12107
12108
12109
12110
12111
12112
12113
12114
12115
12116
12117
12118
12119
12120
12121
12122
12123
12124
12125
12126
12127
12128
12129
12130
12131
12132
12133
12134
12135
12136
12137
12138
12139
12140
12141
12142
12143
12144
12145
12146
12147
12148
12149
12150
12151
12152
12153
12154
12155
12156
12157
12158
12159
12160
12161
12162
12163
12164
12165
12166
12167
12168
12169
12170
12171
12172
12173
12174
12175
12176
12177
12178
12179
12180
12181
12182
12183
12184
12185
12186
12187
12188
12189
12190
12191
12192
12193
12194
12195
12196
12197
12198
12199
12200
12201
12202
12203
12204
12205
12206
12207
12208
12209
12210
12211
12212
12213
12214
12215
12216
12217
12218
12219
12220
12221
12222
12223
12224
12225
12226
12227
12228
12229
12230
12231
12232
12233
12234
12235
12236
12237
12238
12239
12240
12241
12242
12243
12244
12245
12246
12247
12248
12249
12250
12251
12252
12253
12254
12255
12256
12257
12258
12259
12260
12261
12262
12263
12264
12265
12266
12267
12268
12269
12270
12271
12272
12273
12274
12275
12276
12277
12278
12279
12280
12281
12282
12283
12284
12285
12286
12287
12288
12289
12290
12291
12292
12293
12294
12295
12296
12297
12298
12299
12300
12301
12302
12303
12304
12305
12306
12307
12308
12309
12310
12311
12312
12313
12314
12315
12316
12317
12318
12319
12320
12321
12322
12323
12324
12325
12326
12327
12328
12329
12330
12331
12332
12333
12334
12335
12336
12337
12338
12339
12340
12341
12342
12343
12344
12345
12346
12347
12348
12349
12350
12351
12352
12353
12354
12355
12356
12357
12358
12359
12360
12361
12362
12363
12364
12365
12366
12367
12368
12369
12370
12371
12372
12373
12374
12375
12376
12377
12378
12379
12380
12381
12382
12383
12384
12385
12386
12387
12388
12389
12390
12391
12392
12393
12394
12395
12396
12397
12398
12399
12400
12401
12402
12403
12404
12405
12406
12407
12408
12409
12410
12411
12412
12413
12414
12415
12416
12417
12418
12419
12420
12421
12422
12423
12424
12425
12426
12427
12428
12429
12430
12431
12432
12433
12434
12435
12436
12437
12438
12439
12440
12441
12442
12443
12444
12445
12446
12447
12448
12449
12450
12451
12452
12453
12454
12455
12456
12457
12458
12459
12460
12461
12462
12463
12464
12465
12466
12467
12468
12469
12470
12471
12472
12473
12474
12475
12476
12477
12478
12479
12480
12481
12482
12483
12484
12485
12486
12487
12488
12489
12490
12491
12492
12493
12494
12495
12496
12497
12498
12499
12500
12501
12502
12503
12504
12505
12506
12507
12508
12509
12510
12511
12512
12513
12514
12515
12516
12517
12518
12519
12520
12521
12522
12523
12524
12525
12526
12527
12528
12529
12530
12531
12532
12533
12534
12535
12536
12537
12538
12539
12540
12541
12542
12543
12544
12545
12546
12547
12548
12549
12550
12551
12552
12553
12554
12555
12556
12557
12558
12559
12560
12561
12562
12563
12564
12565
12566
12567
12568
12569
12570
12571
12572
12573
12574
12575
12576
12577
12578
12579
12580
12581
12582
12583
12584
12585
12586
12587
12588
12589
12590
12591
12592
12593
12594
12595
12596
12597
12598
12599
12600
12601
12602
12603
12604
12605
12606
12607
12608
12609
12610
12611
12612
12613
12614
12615
12616
12617
12618
12619
12620
12621
12622
12623
12624
12625
12626
12627
12628
12629
12630
12631
12632
12633
12634
12635
12636
12637
12638
12639
12640
12641
12642
12643
12644
12645
12646
12647
12648
12649
12650
12651
12652
12653
12654
12655
12656
12657
12658
12659
12660
12661
12662
12663
12664
12665
12666
12667
12668
12669
12670
12671
12672
12673
12674
12675
12676
12677
12678
12679
12680
12681
12682
12683
12684
12685
12686
12687
12688
12689
12690
12691
12692
12693
12694
12695
12696
12697
12698
12699
12700
12701
12702
12703
12704
12705
12706
12707
12708
12709
12710
12711
12712
12713
12714
12715
12716
12717
12718
12719
12720
12721
12722
12723
12724
12725
12726
12727
12728
12729
12730
12731
12732
12733
12734
12735
12736
12737
12738
12739
12740
12741
12742
12743
12744
12745
12746
12747
12748
12749
12750
12751
12752
12753
12754
12755
12756
12757
12758
12759
12760
12761
12762
12763
12764
12765
12766
12767
12768
12769
12770
12771
12772
12773
12774
12775
12776
12777
12778
12779
12780
12781
12782
12783
12784
12785
12786
12787
12788
12789
12790
12791
12792
12793
12794
12795
12796
12797
12798
12799
12800
12801
12802
12803
12804
12805
12806
12807
12808
12809
12810
12811
12812
12813
12814
12815
12816
12817
12818
12819
12820
12821
12822
12823
12824
12825
12826
12827
12828
12829
12830
12831
12832
12833
12834
12835
12836
12837
12838
12839
12840
12841
12842
12843
12844
12845
12846
12847
12848
12849
12850
12851
12852
12853
12854
12855
12856
12857
12858
12859
12860
12861
12862
12863
12864
12865
12866
12867
12868
12869
12870
12871
12872
12873
12874
12875
12876
12877
12878
12879
12880
12881
12882
12883
12884
12885
12886
12887
12888
12889
12890
12891
12892
12893
12894
12895
12896
12897
12898
12899
12900
12901
12902
12903
12904
12905
12906
12907
12908
12909
12910
12911
12912
12913
12914
12915
12916
12917
12918
12919
12920
12921
12922
12923
12924
12925
12926
12927
12928
12929
12930
12931
12932
12933
12934
12935
12936
12937
12938
12939
12940
12941
12942
12943
12944
12945
12946
12947
12948
12949
12950
12951
12952
12953
12954
12955
12956
12957
12958
12959
12960
12961
12962
12963
12964
12965
12966
12967
12968
12969
12970
12971
12972
12973
12974
12975
12976
12977
12978
12979
12980
12981
12982
12983
12984
12985
12986
12987
12988
12989
12990
12991
12992
12993
12994
12995
12996
12997
12998
12999
13000
13001
13002
13003
13004
13005
13006
13007
13008
13009
13010
13011
13012
13013
13014
13015
13016
13017
13018
13019
13020
13021
13022
13023
13024
13025
13026
13027
13028
13029
13030
13031
13032
13033
13034
13035
13036
13037
13038
13039
13040
13041
13042
13043
13044
13045
13046
13047
13048
13049
13050
13051
13052
13053
13054
13055
13056
13057
13058
13059
13060
13061
13062
13063
13064
13065
13066
13067
13068
13069
13070
13071
13072
13073
13074
13075
13076
13077
13078
13079
13080
13081
13082
13083
13084
13085
13086
13087
13088
13089
13090
13091
13092
13093
13094
13095
13096
13097
13098
13099
13100
13101
13102
13103
13104
13105
13106
13107
13108
13109
13110
13111
13112
13113
13114
13115
13116
13117
13118
13119
13120
13121
13122
13123
13124
13125
13126
13127
13128
13129
13130
13131
13132
13133
13134
13135
13136
13137
13138
13139
13140
13141
13142
13143
13144
13145
13146
13147
13148
13149
13150
13151
13152
13153
13154
13155
13156
13157
13158
13159
13160
13161
13162
13163
13164
13165
13166
13167
13168
13169
13170
13171
13172
13173
13174
13175
13176
13177
13178
13179
13180
13181
13182
13183
13184
13185
13186
13187
13188
13189
13190
13191
13192
13193
13194
13195
13196
13197
13198
13199
13200
13201
13202
13203
13204
13205
13206
13207
13208
13209
13210
13211
13212
13213
13214
13215
13216
13217
13218
13219
13220
13221
13222
13223
13224
13225
13226
13227
13228
13229
13230
13231
13232
13233
13234
13235
13236
13237
13238
13239
13240
13241
13242
13243
13244
13245
13246
13247
13248
13249
13250
13251
13252
13253
13254
13255
13256
13257
13258
13259
13260
13261
13262
13263
13264
13265
13266
13267
13268
13269
13270
13271
13272
13273
13274
13275
13276
13277
13278
13279
13280
13281
13282
13283
13284
13285
13286
13287
13288
13289
13290
13291
13292
13293
13294
13295
13296
13297
13298
13299
13300
13301
13302
13303
13304
13305
13306
13307
13308
13309
13310
13311
13312
13313
13314
13315
13316
13317
13318
13319
13320
13321
13322
13323
13324
13325
13326
13327
13328
13329
13330
13331
13332
13333
13334
13335
13336
13337
13338
13339
13340
13341
13342
13343
13344
13345
13346
13347
13348
13349
13350
13351
13352
13353
13354
13355
13356
13357
13358
13359
13360
13361
13362
13363
13364
13365
13366
13367
13368
13369
13370
13371
13372
13373
13374
13375
13376
13377
13378
13379
13380
13381
13382
13383
13384
13385
13386
13387
13388
13389
13390
13391
13392
13393
13394
13395
13396
13397
13398
13399
13400
13401
13402
13403
13404
13405
13406
13407
13408
13409
13410
13411
13412
13413
13414
13415
13416
13417
13418
13419
13420
13421
13422
13423
13424
13425
13426
13427
13428
13429
13430
13431
13432
13433
13434
13435
13436
13437
13438
13439
13440
13441
13442
13443
13444
13445
13446
13447
13448
13449
13450
13451
13452
13453
13454
13455
13456
13457
13458
13459
13460
13461
13462
13463
13464
13465
13466
13467
13468
13469
13470
13471
13472
13473
13474
13475
13476
13477
13478
13479
13480
13481
13482
13483
13484
13485
13486
13487
13488
13489
13490
13491
13492
13493
13494
13495
13496
13497
13498
13499
13500
13501
13502
13503
13504
13505
13506
13507
13508
13509
13510
13511
13512
13513
13514
13515
13516
13517
13518
13519
13520
13521
13522
13523
13524
13525
13526
13527
13528
13529
13530
13531
13532
13533
13534
13535
13536
13537
13538
13539
13540
13541
13542
13543
13544
13545
13546
13547
13548
13549
13550
13551
13552
13553
13554
13555
13556
13557
13558
13559
13560
13561
13562
13563
13564
13565
13566
13567
13568
13569
13570
13571
13572
13573
13574
13575
13576
13577
13578
13579
13580
13581
13582
13583
13584
13585
13586
13587
13588
13589
13590
13591
13592
13593
13594
13595
13596
13597
13598
13599
13600
13601
13602
13603
13604
13605
13606
13607
13608
13609
13610
13611
13612
13613
13614
13615
13616
13617
13618
13619
13620
13621
13622
13623
13624
13625
13626
13627
13628
13629
13630
13631
13632
13633
13634
13635
13636
13637
13638
13639
13640
13641
13642
13643
13644
13645
13646
13647
13648
13649
13650
13651
13652
13653
13654
13655
13656
13657
13658
13659
13660
13661
13662
13663
13664
13665
13666
13667
13668
13669
13670
13671
13672
13673
13674
13675
13676
13677
13678
13679
13680
13681
13682
13683
13684
13685
13686
13687
13688
13689
13690
13691
13692
13693
13694
13695
13696
13697
13698
13699
13700
13701
13702
13703
13704
13705
13706
13707
13708
13709
13710
13711
13712
13713
13714
13715
13716
13717
13718
13719
13720
13721
13722
13723
13724
13725
13726
13727
13728
13729
13730
13731
13732
13733
13734
13735
13736
13737
13738
13739
13740
13741
13742
13743
13744
13745
13746
13747
13748
13749
13750
13751
13752
13753
13754
13755
13756
13757
13758
13759
13760
13761
13762
13763
13764
13765
13766
13767
13768
13769
13770
13771
13772
13773
13774
13775
13776
13777
13778
13779
13780
13781
13782
13783
13784
13785
13786
13787
13788
13789
13790
13791
13792
13793
13794
13795
13796
13797
13798
13799
13800
13801
13802
13803
13804
13805
13806
13807
13808
13809
13810
13811
13812
13813
13814
13815
13816
13817
13818
13819
13820
13821
13822
13823
13824
13825
13826
13827
13828
13829
13830
13831
13832
13833
13834
13835
13836
13837
13838
13839
13840
13841
13842
13843
13844
13845
13846
13847
13848
13849
13850
13851
13852
13853
13854
13855
13856
13857
13858
13859
13860
13861
13862
13863
13864
13865
13866
13867
13868
13869
13870
13871
13872
13873
13874
13875
13876
13877
13878
13879
13880
13881
13882
13883
13884
13885
13886
13887
13888
13889
13890
13891
13892
13893
13894
13895
13896
13897
13898
13899
13900
13901
13902
13903
13904
13905
13906
13907
13908
13909
13910
13911
13912
13913
13914
13915
13916
13917
13918
13919
13920
13921
13922
13923
13924
13925
13926
13927
13928
13929
13930
13931
13932
13933
13934
13935
13936
13937
13938
13939
13940
13941
13942
13943
13944
13945
13946
13947
13948
13949
13950
13951
13952
13953
13954
13955
13956
13957
13958
13959
13960
13961
13962
13963
13964
13965
13966
13967
13968
13969
13970
13971
13972
13973
13974
13975
13976
13977
13978
13979
13980
13981
13982
13983
13984
13985
13986
13987
13988
13989
13990
13991
13992
13993
13994
13995
13996
13997
13998
13999
14000
14001
14002
14003
14004
14005
14006
14007
14008
14009
14010
14011
14012
14013
14014
14015
14016
14017
14018
14019
14020
14021
14022
14023
14024
14025
14026
14027
14028
14029
14030
14031
14032
14033
14034
14035
14036
14037
14038
14039
14040
14041
14042
14043
14044
14045
14046
14047
14048
14049
14050
14051
14052
14053
14054
14055
14056
14057
14058
14059
14060
14061
14062
14063
14064
14065
14066
14067
14068
14069
14070
14071
14072
14073
14074
14075
14076
14077
14078
14079
14080
14081
14082
14083
14084
14085
14086
14087
14088
14089
14090
14091
14092
14093
14094
14095
14096
14097
14098
14099
14100
14101
14102
14103
14104
14105
14106
14107
14108
14109
14110
14111
14112
14113
14114
14115
14116
14117
14118
14119
14120
14121
14122
14123
14124
14125
14126
14127
14128
14129
14130
14131
14132
14133
14134
14135
14136
14137
14138
14139
14140
14141
14142
14143
14144
14145
14146
14147
14148
14149
14150
14151
14152
14153
14154
14155
14156
14157
14158
14159
14160
14161
14162
14163
14164
14165
14166
14167
14168
14169
14170
14171
14172
14173
14174
14175
14176
14177
14178
14179
14180
14181
14182
14183
14184
14185
14186
14187
14188
14189
14190
14191
14192
14193
14194
14195
14196
14197
14198
14199
14200
14201
14202
14203
14204
14205
14206
14207
14208
14209
14210
14211
14212
14213
14214
14215
14216
14217
14218
14219
14220
14221
14222
14223
14224
14225
14226
14227
14228
14229
14230
14231
14232
14233
14234
14235
14236
14237
14238
14239
14240
14241
14242
14243
14244
14245
14246
14247
14248
14249
14250
14251
14252
14253
14254
14255
14256
14257
14258
14259
14260
14261
14262
14263
14264
14265
14266
14267
14268
14269
14270
14271
14272
14273
14274
14275
14276
14277
14278
14279
14280
14281
14282
14283
14284
14285
14286
14287
14288
14289
14290
14291
14292
14293
14294
14295
14296
14297
14298
14299
14300
14301
14302
14303
14304
14305
14306
14307
14308
14309
14310
14311
14312
14313
14314
14315
14316
14317
14318
14319
14320
14321
14322
14323
14324
14325
14326
14327
14328
14329
14330
14331
14332
14333
14334
14335
14336
14337
14338
14339
14340
14341
14342
14343
14344
14345
14346
14347
14348
14349
14350
14351
14352
14353
14354
14355
14356
14357
14358
14359
14360
14361
14362
14363
14364
14365
14366
14367
14368
14369
14370
14371
14372
14373
14374
14375
14376
14377
14378
14379
14380
14381
14382
14383
14384
14385
14386
14387
14388
14389
14390
14391
14392
14393
14394
14395
14396
14397
14398
14399
14400
14401
14402
14403
14404
14405
14406
14407
14408
14409
14410
14411
14412
14413
14414
14415
14416
14417
14418
14419
14420
14421
14422
14423
14424
14425
14426
14427
14428
14429
14430
14431
14432
14433
14434
14435
14436
14437
14438
14439
14440
14441
14442
14443
14444
14445
14446
14447
14448
14449
14450
14451
14452
14453
14454
14455
14456
14457
14458
14459
14460
14461
14462
14463
14464
14465
14466
14467
14468
14469
14470
14471
14472
14473
14474
14475
14476
14477
14478
14479
14480
14481
14482
14483
14484
14485
14486
14487
14488
14489
14490
14491
14492
14493
14494
14495
14496
14497
14498
14499
14500
14501
14502
14503
14504
14505
14506
14507
14508
14509
14510
14511
14512
14513
14514
14515
14516
14517
14518
14519
14520
14521
14522
14523
14524
14525
14526
14527
14528
14529
14530
14531
14532
14533
14534
14535
14536
14537
14538
14539
14540
14541
14542
14543
14544
14545
14546
14547
14548
14549
14550
14551
14552
14553
14554
14555
14556
14557
14558
14559
14560
14561
14562
14563
14564
14565
14566
14567
14568
14569
14570
14571
14572
14573
14574
14575
14576
14577
14578
14579
14580
14581
14582
14583
14584
14585
14586
14587
14588
14589
14590
14591
14592
14593
14594
14595
14596
14597
14598
14599
14600
14601
14602
14603
14604
14605
14606
14607
14608
14609
14610
14611
14612
14613
14614
14615
14616
14617
14618
14619
14620
14621
14622
14623
14624
14625
14626
14627
14628
14629
14630
14631
14632
14633
14634
14635
14636
14637
14638
14639
14640
14641
14642
14643
14644
14645
14646
14647
14648
14649
14650
14651
14652
14653
14654
14655
14656
14657
14658
14659
14660
14661
14662
14663
14664
14665
14666
14667
14668
14669
14670
14671
14672
14673
14674
14675
14676
14677
14678
14679
14680
14681
14682
14683
14684
14685
14686
14687
14688
14689
14690
14691
14692
14693
14694
14695
14696
14697
14698
14699
14700
14701
14702
14703
14704
14705
14706
14707
14708
14709
14710
14711
14712
14713
14714
14715
14716
14717
14718
14719
14720
14721
14722
14723
14724
14725
14726
14727
14728
14729
14730
14731
14732
14733
14734
14735
14736
14737
14738
14739
14740
14741
14742
14743
14744
14745
14746
14747
14748
14749
14750
14751
14752
14753
14754
14755
14756
14757
14758
14759
14760
14761
14762
14763
14764
14765
14766
14767
14768
14769
14770
14771
14772
14773
14774
14775
14776
14777
14778
14779
14780
14781
14782
14783
14784
14785
14786
14787
14788
14789
14790
14791
14792
14793
14794
14795
14796
14797
14798
14799
14800
14801
14802
14803
14804
14805
14806
14807
14808
14809
14810
14811
14812
14813
14814
14815
14816
14817
14818
14819
14820
14821
14822
14823
14824
14825
14826
14827
14828
14829
14830
14831
14832
14833
14834
14835
14836
14837
14838
14839
14840
14841
14842
14843
14844
14845
14846
14847
14848
14849
14850
14851
14852
14853
14854
14855
14856
14857
14858
14859
14860
14861
14862
14863
14864
14865
14866
14867
14868
14869
14870
14871
14872
14873
14874
14875
14876
14877
14878
14879
14880
14881
14882
14883
14884
14885
14886
14887
14888
14889
14890
14891
14892
14893
14894
14895
14896
14897
14898
14899
14900
14901
14902
14903
14904
14905
14906
14907
14908
14909
14910
14911
14912
14913
14914
14915
14916
14917
14918
14919
14920
14921
14922
14923
14924
14925
14926
14927
14928
14929
14930
14931
14932
14933
14934
14935
14936
14937
14938
14939
14940
14941
14942
14943
14944
14945
14946
14947
14948
14949
14950
14951
14952
14953
14954
14955
14956
14957
14958
14959
14960
14961
14962
14963
14964
14965
14966
14967
14968
14969
14970
14971
14972
14973
14974
14975
14976
14977
14978
14979
14980
14981
14982
14983
14984
14985
14986
14987
14988
14989
14990
14991
14992
14993
14994
14995
14996
14997
14998
14999
15000
15001
15002
15003
15004
15005
15006
15007
15008
15009
15010
15011
15012
15013
15014
15015
15016
15017
15018
15019
15020
15021
15022
15023
15024
15025
15026
15027
15028
15029
15030
15031
15032
15033
15034
15035
15036
15037
15038
15039
15040
15041
15042
15043
15044
15045
15046
15047
15048
15049
15050
15051
15052
15053
15054
15055
15056
15057
15058
15059
15060
15061
15062
15063
15064
15065
15066
15067
15068
15069
15070
15071
15072
15073
15074
15075
15076
15077
15078
15079
15080
15081
15082
15083
15084
15085
15086
15087
15088
15089
15090
15091
15092
15093
15094
15095
15096
15097
15098
15099
15100
15101
15102
15103
15104
15105
15106
15107
15108
15109
15110
15111
15112
15113
15114
15115
15116
15117
15118
15119
15120
15121
15122
15123
15124
15125
15126
15127
15128
15129
15130
15131
15132
15133
15134
15135
15136
15137
15138
15139
15140
15141
15142
15143
15144
15145
15146
15147
15148
15149
15150
15151
15152
15153
15154
15155
15156
15157
15158
15159
15160
15161
15162
15163
15164
15165
15166
15167
15168
15169
15170
15171
15172
15173
15174
15175
15176
15177
15178
15179
15180
15181
15182
15183
15184
15185
15186
15187
15188
15189
15190
15191
15192
15193
15194
15195
15196
15197
15198
15199
15200
15201
15202
15203
15204
15205
15206
15207
15208
15209
15210
15211
15212
15213
15214
15215
15216
15217
15218
15219
15220
15221
15222
15223
15224
15225
15226
15227
15228
15229
15230
15231
15232
15233
15234
15235
15236
15237
15238
15239
15240
15241
15242
15243
15244
15245
15246
15247
15248
15249
15250
15251
15252
15253
15254
15255
15256
15257
15258
15259
15260
15261
15262
15263
15264
15265
15266
15267
15268
15269
15270
15271
15272
15273
15274
15275
15276
15277
15278
15279
15280
15281
15282
15283
15284
15285
15286
15287
15288
15289
15290
15291
15292
15293
15294
15295
15296
15297
15298
15299
15300
15301
15302
15303
15304
15305
15306
15307
15308
15309
15310
15311
15312
15313
15314
15315
15316
15317
15318
15319
15320
15321
15322
15323
15324
15325
15326
15327
15328
15329
15330
15331
15332
15333
15334
15335
15336
15337
15338
15339
15340
15341
15342
15343
15344
15345
15346
15347
15348
15349
15350
15351
15352
15353
15354
15355
15356
15357
15358
15359
15360
15361
15362
15363
15364
15365
15366
15367
15368
15369
15370
15371
15372
15373
15374
15375
15376
15377
15378
15379
15380
15381
15382
15383
15384
15385
15386
15387
15388
15389
15390
15391
15392
15393
15394
15395
15396
15397
15398
15399
15400
15401
15402
15403
15404
15405
15406
15407
15408
15409
15410
15411
15412
15413
15414
15415
15416
15417
15418
15419
15420
15421
15422
15423
15424
15425
15426
15427
15428
15429
15430
15431
15432
15433
15434
15435
15436
15437
15438
15439
15440
15441
15442
15443
15444
15445
15446
15447
15448
15449
15450
15451
15452
15453
15454
15455
15456
15457
15458
15459
15460
15461
15462
15463
15464
15465
15466
15467
15468
15469
15470
15471
15472
15473
15474
15475
15476
15477
15478
15479
15480
15481
15482
15483
15484
15485
15486
15487
15488
15489
15490
15491
15492
15493
15494
15495
15496
15497
15498
15499
15500
15501
15502
15503
15504
15505
15506
15507
15508
15509
15510
15511
15512
15513
15514
15515
15516
15517
15518
15519
15520
15521
15522
15523
15524
15525
15526
15527
15528
15529
15530
15531
15532
15533
15534
15535
15536
15537
15538
15539
15540
15541
15542
15543
15544
15545
15546
15547
15548
15549
15550
15551
15552
15553
15554
15555
15556
15557
15558
15559
15560
15561
15562
15563
15564
15565
15566
15567
15568
15569
15570
15571
15572
15573
15574
15575
15576
15577
15578
15579
15580
15581
15582
15583
15584
15585
15586
15587
15588
15589
15590
15591
15592
15593
15594
15595
15596
15597
15598
15599
15600
15601
15602
15603
15604
15605
15606
15607
15608
15609
15610
15611
15612
15613
15614
15615
15616
15617
15618
15619
15620
15621
15622
15623
15624
15625
15626
15627
15628
15629
15630
15631
15632
15633
15634
15635
15636
15637
15638
15639
15640
15641
15642
15643
15644
15645
15646
15647
15648
15649
15650
15651
15652
15653
15654
15655
15656
15657
15658
15659
15660
15661
15662
15663
15664
15665
15666
15667
15668
15669
15670
15671
15672
15673
15674
15675
15676
15677
15678
15679
15680
15681
15682
15683
15684
15685
15686
15687
15688
15689
15690
15691
15692
15693
15694
15695
15696
15697
15698
15699
15700
15701
15702
15703
15704
15705
15706
15707
15708
15709
15710
15711
15712
15713
15714
15715
15716
15717
15718
15719
15720
15721
15722
15723
15724
15725
15726
15727
15728
15729
15730
15731
15732
15733
15734
15735
15736
15737
15738
15739
15740
15741
15742
15743
15744
15745
15746
15747
15748
15749
15750
15751
15752
15753
15754
15755
15756
15757
15758
15759
15760
15761
15762
15763
15764
15765
15766
15767
15768
15769
15770
15771
15772
15773
15774
15775
15776
15777
15778
15779
15780
15781
15782
15783
15784
15785
15786
15787
15788
15789
15790
15791
15792
15793
15794
15795
15796
15797
15798
15799
15800
15801
15802
15803
15804
15805
15806
15807
15808
15809
15810
15811
15812
15813
15814
15815
15816
15817
15818
15819
15820
15821
15822
15823
15824
15825
15826
15827
15828
15829
15830
15831
15832
15833
15834
15835
15836
15837
15838
15839
15840
15841
15842
15843
15844
15845
15846
15847
15848
15849
15850
15851
15852
15853
15854
15855
15856
15857
15858
15859
15860
15861
15862
15863
15864
15865
15866
15867
15868
15869
15870
15871
15872
15873
15874
15875
15876
15877
15878
15879
15880
15881
15882
15883
15884
15885
15886
15887
15888
15889
15890
15891
15892
15893
15894
15895
15896
15897
15898
15899
15900
15901
15902
15903
15904
15905
15906
15907
15908
15909
15910
15911
15912
15913
15914
15915
15916
15917
15918
15919
15920
15921
15922
15923
15924
15925
15926
15927
15928
15929
15930
15931
15932
15933
15934
15935
15936
15937
15938
15939
15940
15941
15942
15943
15944
15945
15946
15947
15948
15949
15950
15951
15952
15953
15954
15955
15956
15957
15958
15959
15960
15961
15962
15963
15964
15965
15966
15967
15968
15969
15970
15971
15972
15973
15974
15975
15976
15977
15978
15979
15980
15981
15982
15983
15984
15985
15986
15987
15988
15989
15990
15991
15992
15993
15994
15995
15996
15997
15998
15999
16000
16001
16002
16003
16004
16005
16006
16007
16008
16009
16010
16011
16012
16013
16014
16015
16016
16017
16018
16019
16020
16021
16022
16023
16024
16025
16026
16027
16028
16029
16030
16031
16032
16033
16034
16035
16036
16037
16038
16039
16040
16041
16042
16043
16044
16045
16046
16047
16048
16049
16050
16051
16052
16053
16054
16055
16056
16057
16058
16059
16060
16061
16062
16063
16064
16065
16066
16067
16068
16069
16070
16071
16072
16073
16074
16075
16076
16077
16078
16079
16080
16081
16082
16083
16084
16085
16086
16087
16088
16089
16090
16091
16092
16093
16094
16095
16096
16097
16098
16099
16100
16101
16102
16103
16104
16105
16106
16107
16108
16109
16110
16111
16112
16113
16114
16115
16116
16117
16118
16119
16120
16121
16122
16123
16124
16125
16126
16127
16128
16129
16130
16131
16132
16133
16134
16135
16136
16137
16138
16139
16140
16141
16142
16143
16144
16145
16146
16147
16148
16149
16150
16151
16152
16153
16154
16155
16156
16157
16158
16159
16160
16161
16162
16163
16164
16165
16166
16167
16168
16169
16170
16171
16172
16173
16174
16175
16176
16177
16178
16179
16180
16181
16182
16183
16184
16185
16186
16187
16188
16189
16190
16191
16192
16193
16194
16195
16196
16197
16198
16199
16200
16201
16202
16203
16204
16205
16206
16207
16208
16209
16210
16211
16212
16213
16214
16215
16216
16217
16218
16219
16220
16221
16222
16223
16224
16225
16226
16227
16228
16229
16230
16231
16232
16233
16234
16235
16236
16237
16238
16239
16240
16241
16242
16243
16244
16245
16246
16247
16248
16249
16250
16251
16252
16253
16254
16255
16256
16257
16258
16259
16260
16261
16262
16263
16264
16265
16266
16267
16268
16269
16270
16271
16272
16273
16274
16275
16276
16277
16278
16279
16280
16281
16282
16283
16284
16285
16286
16287
16288
16289
16290
16291
16292
16293
16294
16295
16296
16297
16298
16299
16300
16301
16302
16303
16304
16305
16306
16307
16308
16309
16310
16311
16312
16313
16314
16315
16316
16317
16318
16319
16320
16321
16322
16323
16324
16325
16326
16327
16328
16329
16330
16331
16332
16333
16334
16335
16336
16337
16338
16339
16340
16341
16342
16343
16344
16345
16346
16347
16348
16349
16350
16351
16352
16353
16354
16355
16356
16357
16358
16359
16360
16361
16362
16363
16364
16365
16366
16367
16368
16369
16370
16371
16372
16373
16374
16375
16376
16377
16378
16379
16380
16381
16382
16383
16384
16385
16386
16387
16388
16389
16390
16391
16392
16393
16394
16395
16396
16397
16398
16399
16400
16401
16402
16403
16404
16405
16406
16407
16408
16409
16410
16411
16412
16413
16414
16415
16416
16417
16418
16419
16420
16421
16422
16423
16424
16425
16426
16427
16428
16429
16430
16431
16432
16433
16434
16435
16436
16437
16438
16439
16440
16441
16442
16443
16444
16445
16446
16447
16448
16449
16450
16451
16452
16453
16454
16455
16456
16457
16458
16459
16460
16461
16462
16463
16464
16465
16466
16467
16468
16469
16470
16471
16472
16473
16474
16475
16476
16477
16478
16479
16480
16481
16482
16483
16484
16485
16486
16487
16488
16489
16490
16491
16492
16493
16494
16495
16496
16497
16498
16499
16500
16501
16502
16503
16504
16505
16506
16507
16508
16509
16510
16511
16512
16513
16514
16515
16516
16517
16518
16519
16520
16521
16522
16523
16524
16525
16526
16527
16528
16529
16530
16531
16532
16533
16534
16535
16536
16537
16538
16539
16540
16541
16542
16543
16544
16545
16546
16547
16548
16549
16550
16551
16552
16553
16554
16555
16556
16557
16558
16559
16560
16561
16562
16563
16564
16565
16566
16567
16568
16569
16570
16571
16572
16573
16574
16575
16576
16577
16578
16579
16580
16581
16582
16583
16584
16585
16586
16587
16588
16589
16590
16591
16592
16593
16594
16595
16596
16597
16598
16599
16600
16601
16602
16603
16604
16605
16606
16607
16608
16609
16610
16611
16612
16613
16614
16615
16616
16617
16618
16619
16620
16621
16622
16623
16624
16625
16626
16627
16628
16629
16630
16631
16632
16633
16634
16635
16636
16637
16638
16639
16640
16641
16642
16643
16644
16645
16646
16647
16648
16649
16650
16651
16652
16653
16654
16655
16656
16657
16658
16659
16660
16661
16662
16663
16664
16665
16666
16667
16668
16669
16670
16671
16672
16673
16674
16675
16676
16677
16678
16679
16680
16681
16682
16683
16684
16685
16686
16687
16688
16689
16690
16691
16692
16693
16694
16695
16696
16697
16698
16699
16700
16701
16702
16703
16704
16705
16706
16707
16708
16709
16710
16711
16712
16713
16714
16715
16716
16717
16718
16719
16720
16721
16722
16723
16724
16725
16726
16727
16728
16729
16730
16731
16732
16733
16734
16735
16736
16737
16738
16739
16740
16741
16742
16743
16744
16745
16746
16747
16748
16749
16750
16751
16752
16753
16754
16755
16756
16757
16758
16759
16760
16761
16762
16763
16764
16765
16766
16767
16768
16769
16770
16771
16772
16773
16774
16775
16776
16777
16778
16779
16780
16781
16782
16783
16784
16785
16786
16787
16788
16789
16790
16791
16792
16793
16794
16795
16796
16797
16798
16799
16800
16801
16802
16803
16804
16805
16806
16807
16808
16809
16810
16811
16812
16813
16814
16815
16816
16817
16818
16819
16820
16821
16822
16823
16824
16825
16826
16827
16828
16829
16830
16831
16832
16833
16834
16835
16836
16837
16838
16839
16840
16841
16842
16843
16844
16845
16846
16847
16848
16849
16850
16851
16852
16853
16854
16855
16856
16857
16858
16859
16860
16861
16862
16863
16864
16865
16866
16867
16868
16869
16870
16871
16872
16873
16874
16875
16876
16877
16878
16879
16880
16881
16882
16883
16884
16885
16886
16887
16888
16889
16890
16891
16892
16893
16894
16895
16896
16897
16898
16899
16900
16901
16902
16903
16904
16905
16906
16907
16908
16909
16910
16911
16912
16913
16914
16915
16916
16917
16918
16919
16920
16921
16922
16923
16924
16925
16926
16927
16928
16929
16930
16931
16932
16933
16934
16935
16936
16937
16938
16939
16940
16941
16942
16943
16944
16945
16946
16947
16948
16949
16950
16951
16952
16953
16954
16955
16956
16957
16958
16959
16960
16961
16962
16963
16964
16965
16966
16967
16968
16969
16970
16971
16972
16973
16974
16975
16976
16977
16978
16979
16980
16981
16982
16983
16984
16985
16986
16987
16988
16989
16990
16991
16992
16993
16994
16995
16996
16997
16998
16999
17000
17001
17002
17003
17004
17005
17006
17007
17008
17009
17010
17011
17012
17013
17014
17015
17016
17017
17018
17019
17020
17021
17022
17023
17024
17025
17026
17027
17028
17029
17030
17031
17032
17033
17034
17035
17036
17037
17038
17039
17040
17041
17042
17043
17044
17045
17046
17047
17048
17049
17050
17051
17052
17053
17054
17055
17056
17057
17058
17059
17060
17061
17062
17063
17064
17065
17066
17067
17068
17069
17070
17071
17072
17073
17074
17075
17076
17077
17078
17079
17080
17081
17082
17083
17084
17085
17086
17087
17088
17089
17090
17091
17092
17093
17094
17095
17096
17097
17098
17099
17100
17101
17102
17103
17104
17105
17106
17107
17108
17109
17110
17111
17112
17113
17114
17115
17116
17117
17118
17119
17120
17121
17122
17123
17124
17125
17126
17127
17128
17129
17130
17131
17132
17133
17134
17135
17136
17137
17138
17139
17140
17141
17142
17143
17144
17145
17146
17147
17148
17149
17150
17151
17152
17153
17154
17155
17156
17157
17158
17159
17160
17161
17162
17163
17164
17165
17166
17167
17168
17169
17170
17171
17172
17173
17174
17175
17176
17177
17178
17179
17180
17181
17182
17183
17184
17185
17186
17187
17188
17189
17190
17191
17192
17193
17194
17195
17196
17197
17198
17199
17200
17201
17202
17203
17204
17205
17206
17207
17208
17209
17210
17211
17212
17213
17214
17215
17216
17217
17218
17219
17220
17221
17222
17223
17224
17225
17226
17227
17228
17229
17230
17231
17232
17233
17234
17235
17236
17237
17238
17239
17240
17241
17242
17243
17244
17245
17246
17247
17248
17249
17250
17251
17252
17253
17254
17255
17256
17257
17258
17259
17260
17261
17262
17263
17264
17265
17266
17267
17268
17269
17270
17271
17272
17273
17274
17275
17276
17277
17278
17279
17280
17281
17282
17283
17284
17285
17286
17287
17288
17289
17290
17291
17292
17293
17294
17295
17296
17297
17298
17299
17300
17301
17302
17303
17304
17305
17306
17307
17308
17309
17310
17311
17312
17313
17314
17315
17316
17317
17318
17319
17320
17321
17322
17323
17324
17325
17326
17327
17328
17329
17330
17331
17332
17333
17334
17335
17336
17337
17338
17339
17340
17341
17342
17343
17344
17345
17346
17347
17348
17349
17350
17351
17352
17353
17354
17355
17356
17357
17358
17359
17360
17361
17362
17363
17364
17365
17366
17367
17368
17369
17370
17371
17372
17373
17374
17375
17376
17377
17378
17379
17380
17381
17382
17383
17384
17385
17386
17387
17388
17389
17390
17391
17392
17393
17394
17395
17396
17397
17398
17399
17400
17401
17402
17403
17404
17405
17406
17407
17408
17409
17410
17411
17412
17413
17414
17415
17416
17417
17418
17419
17420
17421
17422
17423
17424
17425
17426
17427
17428
17429
17430
17431
17432
17433
17434
17435
17436
17437
17438
17439
17440
17441
17442
17443
17444
17445
17446
17447
17448
17449
17450
17451
17452
17453
17454
17455
17456
17457
17458
17459
17460
17461
17462
17463
17464
17465
17466
17467
17468
17469
17470
17471
17472
17473
17474
17475
17476
17477
17478
17479
17480
17481
17482
17483
17484
17485
17486
17487
17488
17489
17490
17491
17492
17493
17494
17495
17496
17497
17498
17499
17500
17501
17502
17503
17504
17505
17506
17507
17508
17509
17510
17511
17512
17513
17514
17515
17516
17517
17518
17519
17520
17521
17522
17523
17524
17525
17526
17527
17528
17529
17530
17531
17532
17533
17534
17535
17536
17537
17538
17539
17540
17541
17542
17543
17544
17545
17546
17547
17548
17549
17550
17551
17552
17553
17554
17555
17556
17557
17558
17559
17560
17561
17562
17563
17564
17565
17566
17567
17568
17569
17570
17571
17572
17573
17574
17575
17576
17577
17578
17579
17580
17581
17582
17583
17584
17585
17586
17587
17588
17589
17590
17591
17592
17593
17594
17595
17596
17597
17598
17599
17600
17601
17602
17603
17604
17605
17606
17607
17608
17609
17610
17611
17612
17613
17614
17615
17616
17617
17618
17619
17620
17621
17622
17623
17624
17625
17626
17627
17628
17629
17630
17631
17632
17633
17634
17635
17636
17637
17638
17639
17640
17641
17642
17643
17644
17645
17646
17647
17648
17649
17650
17651
17652
17653
17654
17655
17656
17657
17658
17659
17660
17661
17662
17663
17664
17665
17666
17667
17668
17669
17670
17671
17672
17673
17674
17675
17676
17677
17678
17679
17680
17681
17682
17683
17684
17685
17686
17687
17688
17689
17690
17691
17692
17693
17694
17695
17696
17697
17698
17699
17700
17701
17702
17703
17704
17705
17706
17707
17708
17709
17710
17711
17712
17713
17714
17715
17716
17717
17718
17719
17720
17721
17722
17723
17724
17725
17726
17727
17728
17729
17730
17731
17732
17733
17734
17735
17736
17737
17738
17739
17740
17741
17742
17743
17744
17745
17746
17747
17748
17749
17750
17751
17752
17753
17754
17755
17756
17757
17758
17759
17760
17761
17762
17763
17764
17765
17766
17767
17768
17769
17770
17771
17772
17773
17774
17775
17776
17777
17778
17779
17780
17781
17782
17783
17784
17785
17786
17787
17788
17789
17790
17791
17792
17793
17794
17795
17796
17797
17798
17799
17800
17801
17802
17803
17804
17805
17806
17807
17808
17809
17810
17811
17812
17813
17814
17815
17816
17817
17818
17819
17820
17821
17822
17823
17824
17825
17826
17827
17828
17829
17830
17831
17832
17833
17834
17835
17836
17837
17838
17839
17840
17841
17842
17843
17844
17845
17846
17847
17848
17849
17850
17851
17852
17853
17854
17855
17856
17857
17858
17859
17860
17861
17862
17863
17864
17865
17866
17867
17868
17869
17870
17871
17872
17873
17874
17875
17876
17877
17878
17879
17880
17881
17882
17883
17884
17885
17886
17887
17888
17889
17890
17891
17892
17893
17894
17895
17896
17897
17898
17899
17900
17901
17902
17903
17904
17905
17906
17907
17908
17909
17910
17911
17912
17913
17914
17915
17916
17917
17918
17919
17920
17921
17922
17923
17924
17925
17926
17927
17928
17929
17930
17931
17932
17933
17934
17935
17936
17937
17938
17939
17940
17941
17942
17943
17944
17945
17946
17947
17948
17949
17950
17951
17952
17953
17954
17955
17956
17957
17958
17959
17960
17961
17962
17963
17964
17965
17966
17967
17968
17969
17970
17971
17972
17973
17974
17975
17976
17977
17978
17979
17980
17981
17982
17983
17984
17985
17986
17987
17988
17989
17990
17991
17992
17993
17994
17995
17996
17997
17998
17999
18000
18001
18002
18003
18004
18005
18006
18007
18008
18009
18010
18011
18012
18013
18014
18015
18016
18017
18018
18019
18020
18021
18022
18023
18024
18025
18026
18027
18028
18029
18030
18031
18032
18033
18034
18035
18036
18037
18038
18039
18040
18041
18042
18043
18044
18045
18046
18047
18048
18049
18050
18051
18052
18053
18054
18055
18056
18057
18058
18059
18060
18061
18062
18063
18064
18065
18066
18067
18068
18069
18070
18071
18072
18073
18074
18075
18076
18077
18078
18079
18080
18081
18082
18083
18084
18085
18086
18087
18088
18089
18090
18091
18092
18093
18094
18095
18096
18097
18098
18099
18100
18101
18102
18103
18104
18105
18106
18107
18108
18109
18110
18111
18112
18113
18114
18115
18116
18117
18118
18119
18120
18121
18122
18123
18124
18125
18126
18127
18128
18129
18130
18131
18132
18133
18134
18135
18136
18137
18138
18139
18140
18141
18142
18143
18144
18145
18146
18147
18148
18149
18150
18151
18152
18153
18154
18155
18156
18157
18158
18159
18160
18161
18162
18163
18164
18165
18166
18167
18168
18169
18170
18171
18172
18173
18174
18175
18176
18177
18178
18179
18180
18181
18182
18183
18184
18185
18186
18187
18188
18189
18190
18191
18192
18193
18194
18195
18196
18197
18198
18199
18200
18201
18202
18203
18204
18205
18206
18207
18208
18209
18210
18211
18212
18213
18214
18215
18216
18217
18218
18219
18220
18221
18222
18223
18224
18225
18226
18227
18228
18229
18230
18231
18232
18233
18234
18235
18236
18237
18238
18239
18240
18241
18242
18243
18244
18245
18246
18247
18248
18249
18250
18251
18252
18253
18254
18255
18256
18257
18258
18259
18260
18261
18262
18263
18264
18265
18266
18267
18268
18269
18270
18271
18272
18273
18274
18275
18276
18277
18278
18279
18280
18281
18282
18283
18284
18285
18286
18287
18288
18289
18290
18291
18292
18293
18294
18295
18296
18297
18298
18299
18300
18301
18302
18303
18304
18305
18306
18307
18308
18309
18310
18311
18312
18313
18314
18315
18316
18317
18318
18319
18320
18321
18322
18323
18324
18325
18326
18327
18328
18329
18330
18331
18332
18333
18334
18335
18336
18337
18338
18339
18340
18341
18342
18343
18344
18345
18346
18347
18348
18349
18350
18351
18352
18353
18354
18355
18356
18357
18358
18359
18360
18361
18362
18363
18364
18365
18366
18367
18368
18369
18370
18371
18372
18373
18374
18375
18376
18377
18378
18379
18380
18381
18382
18383
18384
18385
18386
18387
18388
18389
18390
18391
18392
18393
18394
18395
18396
18397
18398
18399
18400
18401
18402
18403
18404
18405
18406
18407
18408
18409
18410
18411
18412
18413
18414
18415
18416
18417
18418
18419
18420
18421
18422
18423
18424
18425
18426
18427
18428
18429
18430
18431
18432
18433
18434
18435
18436
18437
18438
18439
18440
18441
18442
18443
18444
18445
18446
18447
18448
18449
18450
18451
18452
18453
18454
18455
18456
18457
18458
18459
18460
18461
18462
18463
18464
18465
18466
18467
18468
18469
18470
18471
18472
18473
18474
18475
18476
18477
18478
18479
18480
18481
18482
18483
18484
18485
18486
18487
18488
18489
18490
18491
18492
18493
18494
18495
18496
18497
18498
18499
18500
18501
18502
18503
18504
18505
18506
18507
18508
18509
18510
18511
18512
18513
18514
18515
18516
18517
18518
18519
18520
18521
18522
18523
18524
18525
18526
18527
18528
18529
18530
18531
18532
18533
18534
18535
18536
18537
18538
18539
18540
18541
18542
18543
18544
18545
18546
18547
18548
18549
18550
18551
18552
18553
18554
18555
18556
18557
18558
18559
18560
18561
18562
18563
18564
18565
18566
18567
18568
18569
18570
18571
18572
18573
18574
18575
18576
18577
18578
18579
18580
18581
18582
18583
18584
18585
18586
18587
18588
18589
18590
18591
18592
18593
18594
18595
18596
18597
18598
18599
18600
18601
18602
18603
18604
18605
18606
18607
18608
18609
18610
18611
18612
18613
18614
18615
18616
18617
18618
18619
18620
18621
18622
18623
18624
18625
18626
18627
18628
18629
18630
18631
18632
18633
18634
18635
18636
18637
18638
18639
18640
18641
18642
18643
18644
18645
18646
18647
18648
18649
18650
18651
18652
18653
18654
18655
18656
18657
18658
18659
18660
18661
18662
18663
18664
18665
18666
18667
18668
18669
18670
18671
18672
18673
18674
18675
18676
18677
18678
18679
18680
18681
18682
18683
18684
18685
18686
18687
18688
18689
18690
18691
18692
18693
18694
18695
18696
18697
18698
18699
18700
18701
18702
18703
18704
18705
18706
18707
18708
18709
18710
18711
18712
18713
18714
18715
18716
18717
18718
18719
18720
18721
18722
18723
18724
18725
18726
18727
18728
18729
18730
18731
18732
18733
18734
18735
18736
18737
18738
18739
18740
18741
18742
18743
18744
18745
18746
18747
18748
18749
18750
18751
18752
18753
18754
18755
18756
18757
18758
18759
18760
18761
18762
18763
18764
18765
18766
18767
18768
18769
18770
18771
18772
18773
18774
18775
18776
18777
18778
18779
18780
18781
18782
18783
18784
18785
18786
18787
18788
18789
18790
18791
18792
18793
18794
18795
18796
18797
18798
18799
18800
18801
18802
18803
18804
18805
18806
18807
18808
18809
18810
18811
18812
18813
18814
18815
18816
18817
18818
18819
18820
18821
18822
18823
18824
18825
18826
18827
18828
18829
18830
18831
18832
18833
18834
18835
18836
18837
18838
18839
18840
18841
18842
18843
18844
18845
18846
18847
18848
18849
18850
18851
18852
18853
18854
18855
18856
18857
18858
18859
18860
18861
18862
18863
18864
18865
18866
18867
18868
18869
18870
18871
18872
18873
18874
18875
18876
18877
18878
18879
18880
18881
18882
18883
18884
18885
18886
18887
18888
18889
18890
18891
18892
18893
18894
18895
18896
18897
18898
18899
18900
18901
18902
18903
18904
18905
18906
18907
18908
18909
18910
18911
18912
18913
18914
18915
18916
18917
18918
18919
18920
18921
18922
18923
18924
18925
18926
18927
18928
18929
18930
18931
18932
18933
18934
18935
18936
18937
18938
18939
18940
18941
18942
18943
18944
18945
18946
18947
18948
18949
18950
18951
18952
18953
18954
18955
18956
18957
18958
18959
18960
18961
18962
18963
18964
18965
18966
18967
18968
18969
18970
18971
18972
18973
18974
18975
18976
18977
18978
18979
18980
18981
18982
18983
18984
18985
18986
18987
18988
18989
18990
18991
18992
18993
18994
18995
18996
18997
18998
18999
19000
19001
19002
19003
19004
19005
19006
19007
19008
19009
19010
19011
19012
19013
19014
19015
19016
19017
19018
19019
19020
19021
19022
19023
19024
19025
19026
19027
19028
19029
19030
19031
19032
19033
19034
19035
19036
19037
19038
19039
19040
19041
19042
19043
19044
19045
19046
19047
19048
19049
19050
19051
19052
19053
19054
19055
19056
19057
19058
19059
19060
19061
19062
19063
19064
19065
19066
19067
19068
19069
19070
19071
19072
19073
19074
19075
19076
19077
19078
19079
19080
19081
19082
19083
19084
19085
19086
19087
19088
19089
19090
19091
19092
19093
19094
19095
19096
19097
19098
19099
19100
19101
19102
19103
19104
19105
19106
19107
19108
19109
19110
19111
19112
19113
19114
19115
19116
19117
19118
19119
19120
19121
19122
19123
19124
19125
19126
19127
19128
19129
19130
19131
19132
19133
19134
19135
19136
19137
19138
19139
19140
19141
19142
19143
19144
19145
19146
19147
19148
19149
19150
19151
19152
19153
19154
19155
19156
19157
19158
19159
19160
19161
19162
19163
19164
19165
19166
19167
19168
19169
19170
19171
19172
19173
19174
19175
19176
19177
19178
19179
19180
19181
19182
19183
19184
19185
19186
19187
19188
19189
19190
19191
19192
19193
19194
19195
19196
19197
19198
19199
19200
19201
19202
19203
19204
19205
19206
19207
19208
19209
19210
19211
19212
19213
19214
19215
19216
19217
19218
19219
19220
19221
19222
19223
19224
19225
19226
19227
19228
19229
19230
19231
19232
19233
19234
19235
19236
19237
19238
19239
19240
19241
19242
19243
19244
19245
19246
19247
19248
19249
19250
19251
19252
19253
19254
19255
19256
19257
19258
19259
19260
19261
19262
19263
19264
19265
19266
19267
19268
19269
19270
19271
19272
19273
19274
19275
19276
19277
19278
19279
19280
19281
19282
19283
19284
19285
19286
19287
19288
19289
19290
19291
19292
19293
19294
19295
19296
19297
19298
19299
19300
19301
19302
19303
19304
19305
19306
19307
19308
19309
19310
19311
19312
19313
19314
19315
19316
19317
19318
19319
19320
19321
19322
19323
19324
19325
19326
19327
19328
19329
19330
19331
19332
19333
19334
19335
19336
19337
19338
19339
19340
19341
19342
19343
19344
19345
19346
19347
19348
19349
19350
19351
19352
19353
19354
19355
19356
19357
19358
19359
19360
19361
19362
19363
19364
19365
19366
19367
19368
19369
19370
19371
19372
19373
19374
19375
19376
19377
19378
19379
19380
19381
19382
19383
19384
19385
19386
19387
19388
19389
19390
19391
19392
19393
19394
19395
19396
19397
19398
19399
19400
19401
19402
19403
19404
19405
19406
19407
19408
19409
19410
19411
19412
19413
19414
19415
19416
19417
19418
19419
19420
19421
19422
19423
19424
19425
19426
19427
19428
19429
19430
19431
19432
19433
19434
19435
19436
19437
19438
19439
19440
19441
19442
19443
19444
19445
19446
19447
19448
19449
19450
19451
19452
19453
19454
19455
19456
19457
19458
19459
19460
19461
19462
19463
19464
19465
19466
19467
19468
19469
19470
19471
19472
19473
19474
19475
19476
19477
19478
19479
19480
19481
19482
19483
19484
19485
19486
19487
19488
19489
19490
19491
19492
19493
19494
19495
19496
19497
19498
19499
19500
19501
19502
19503
19504
19505
19506
19507
19508
19509
19510
19511
19512
19513
19514
19515
19516
19517
19518
19519
19520
19521
19522
19523
19524
19525
19526
19527
19528
19529
19530
19531
19532
19533
19534
19535
19536
19537
19538
19539
19540
19541
19542
19543
19544
19545
19546
19547
19548
19549
19550
19551
19552
19553
19554
19555
19556
19557
19558
19559
19560
19561
19562
19563
19564
19565
19566
19567
19568
19569
19570
19571
19572
19573
19574
19575
19576
19577
19578
19579
19580
19581
19582
19583
19584
19585
19586
19587
19588
19589
19590
19591
19592
19593
19594
19595
19596
19597
19598
19599
19600
19601
19602
19603
19604
19605
19606
19607
19608
19609
19610
19611
19612
19613
19614
19615
19616
19617
19618
19619
19620
19621
19622
19623
19624
19625
19626
19627
19628
19629
19630
19631
19632
19633
19634
19635
19636
19637
19638
19639
19640
19641
19642
19643
19644
19645
19646
19647
19648
19649
19650
19651
19652
19653
19654
19655
19656
19657
19658
19659
19660
19661
19662
19663
19664
19665
19666
19667
19668
19669
19670
19671
19672
19673
19674
19675
19676
19677
19678
19679
19680
19681
19682
19683
19684
19685
19686
19687
19688
19689
19690
19691
19692
19693
19694
19695
19696
19697
19698
19699
19700
19701
19702
19703
19704
19705
19706
19707
19708
19709
19710
19711
19712
19713
19714
19715
19716
19717
19718
19719
19720
19721
19722
19723
19724
19725
19726
19727
19728
19729
19730
19731
19732
19733
19734
19735
19736
19737
19738
19739
19740
19741
19742
19743
19744
19745
19746
19747
19748
19749
19750
19751
19752
19753
19754
19755
19756
19757
19758
19759
19760
19761
19762
19763
19764
19765
19766
19767
19768
19769
19770
19771
19772
19773
19774
19775
19776
19777
19778
19779
19780
19781
19782
19783
19784
19785
19786
19787
19788
19789
19790
19791
19792
19793
19794
19795
19796
19797
19798
19799
19800
19801
19802
19803
19804
19805
19806
19807
19808
19809
19810
19811
19812
19813
19814
19815
19816
19817
19818
19819
19820
19821
19822
19823
19824
19825
19826
19827
19828
19829
19830
19831
19832
19833
19834
19835
19836
19837
19838
19839
19840
19841
19842
19843
19844
19845
19846
19847
19848
19849
19850
19851
19852
19853
19854
19855
19856
19857
19858
19859
19860
19861
19862
19863
19864
19865
19866
19867
19868
19869
19870
19871
19872
19873
19874
19875
19876
19877
19878
19879
19880
19881
19882
19883
19884
19885
19886
19887
19888
19889
19890
19891
19892
19893
19894
19895
19896
19897
19898
19899
19900
19901
19902
19903
19904
19905
19906
19907
19908
19909
19910
19911
19912
19913
19914
19915
19916
19917
19918
19919
19920
19921
19922
19923
19924
19925
19926
19927
19928
19929
19930
19931
19932
19933
19934
19935
19936
19937
19938
19939
19940
19941
19942
19943
19944
19945
19946
19947
19948
19949
19950
19951
19952
19953
19954
19955
19956
19957
19958
19959
19960
19961
19962
19963
19964
19965
19966
19967
19968
19969
19970
19971
19972
19973
19974
19975
19976
19977
19978
19979
19980
19981
19982
19983
19984
19985
19986
19987
19988
19989
19990
19991
19992
19993
19994
19995
19996
19997
19998
19999
20000
20001
20002
20003
20004
20005
20006
20007
20008
20009
20010
20011
20012
20013
20014
20015
20016
20017
20018
20019
20020
20021
20022
20023
20024
20025
20026
20027
20028
20029
20030
20031
20032
20033
20034
20035
20036
20037
20038
20039
20040
20041
20042
20043
20044
20045
20046
20047
20048
20049
20050
20051
20052
20053
20054
20055
20056
20057
20058
20059
20060
20061
20062
20063
20064
20065
20066
20067
20068
20069
20070
20071
20072
20073
20074
20075
20076
20077
20078
20079
20080
20081
20082
20083
20084
20085
20086
20087
20088
20089
20090
20091
20092
20093
20094
20095
20096
20097
20098
20099
20100
20101
20102
20103
20104
20105
20106
20107
20108
20109
20110
20111
20112
20113
20114
20115
20116
20117
20118
20119
20120
20121
20122
20123
20124
20125
20126
20127
20128
20129
20130
20131
20132
20133
20134
20135
20136
20137
20138
20139
20140
20141
20142
20143
20144
20145
20146
20147
20148
20149
20150
20151
20152
20153
20154
20155
20156
20157
20158
20159
20160
20161
20162
20163
20164
20165
20166
20167
20168
20169
20170
20171
20172
20173
20174
20175
20176
20177
20178
20179
20180
20181
20182
20183
20184
20185
20186
20187
20188
20189
20190
20191
20192
20193
20194
20195
20196
20197
20198
20199
20200
20201
20202
20203
20204
20205
20206
20207
20208
20209
20210
20211
20212
20213
20214
20215
20216
20217
20218
20219
20220
20221
20222
20223
20224
20225
20226
20227
20228
20229
20230
20231
20232
20233
20234
20235
20236
20237
20238
20239
20240
20241
20242
20243
20244
20245
20246
20247
20248
20249
20250
20251
20252
20253
20254
20255
20256
20257
20258
20259
20260
20261
20262
20263
20264
20265
20266
20267
20268
20269
20270
20271
20272
20273
20274
20275
20276
20277
20278
20279
20280
20281
20282
20283
20284
20285
20286
20287
20288
20289
20290
20291
20292
20293
20294
20295
20296
20297
20298
20299
20300
20301
20302
20303
20304
20305
20306
20307
20308
20309
20310
20311
20312
20313
20314
20315
20316
20317
20318
20319
20320
20321
20322
20323
20324
20325
20326
20327
20328
20329
20330
20331
20332
20333
20334
20335
20336
20337
20338
20339
20340
20341
20342
20343
20344
20345
20346
20347
20348
20349
20350
20351
20352
20353
20354
20355
20356
20357
20358
20359
20360
20361
20362
20363
20364
20365
20366
20367
20368
20369
20370
20371
20372
20373
20374
20375
20376
20377
20378
20379
20380
20381
20382
20383
20384
20385
20386
20387
20388
20389
20390
20391
20392
20393
20394
20395
20396
20397
20398
20399
20400
20401
20402
20403
20404
20405
20406
20407
20408
20409
20410
20411
20412
20413
20414
20415
20416
20417
20418
20419
20420
20421
20422
20423
20424
20425
20426
20427
20428
20429
20430
20431
20432
20433
20434
20435
20436
20437
20438
20439
20440
20441
20442
20443
20444
20445
20446
20447
20448
20449
20450
20451
20452
20453
20454
20455
20456
20457
20458
20459
20460
20461
20462
20463
20464
20465
20466
20467
20468
20469
20470
20471
20472
20473
20474
20475
20476
20477
20478
20479
20480
20481
20482
20483
20484
20485
20486
20487
20488
20489
20490
20491
20492
20493
20494
20495
20496
20497
20498
20499
20500
20501
20502
20503
20504
20505
20506
20507
20508
20509
20510
20511
20512
20513
20514
20515
20516
20517
20518
20519
20520
20521
20522
20523
20524
20525
20526
20527
20528
20529
20530
20531
20532
20533
20534
20535
20536
20537
20538
20539
20540
20541
20542
20543
20544
20545
20546
20547
20548
20549
20550
20551
20552
20553
20554
20555
20556
20557
20558
20559
20560
20561
20562
20563
20564
20565
20566
20567
20568
20569
20570
20571
20572
20573
20574
20575
20576
20577
20578
20579
20580
20581
20582
20583
20584
20585
20586
20587
20588
20589
20590
20591
20592
20593
20594
20595
20596
20597
20598
20599
20600
20601
20602
20603
20604
20605
20606
20607
20608
20609
20610
20611
20612
20613
20614
20615
20616
20617
20618
20619
20620
20621
20622
20623
20624
20625
20626
20627
20628
20629
20630
20631
20632
20633
20634
20635
20636
20637
20638
20639
20640
20641
20642
20643
20644
20645
20646
20647
20648
20649
20650
20651
20652
20653
20654
20655
20656
20657
20658
20659
20660
20661
20662
20663
20664
20665
20666
20667
20668
20669
20670
20671
20672
20673
20674
20675
20676
20677
20678
20679
20680
20681
20682
20683
20684
20685
20686
20687
20688
20689
20690
20691
20692
20693
20694
20695
20696
20697
20698
20699
20700
20701
20702
20703
20704
20705
20706
20707
20708
20709
20710
20711
20712
20713
20714
20715
20716
20717
20718
20719
20720
20721
20722
20723
20724
20725
20726
20727
20728
20729
20730
20731
20732
20733
20734
20735
20736
20737
20738
20739
20740
20741
20742
20743
20744
20745
20746
20747
20748
20749
20750
20751
20752
20753
20754
20755
20756
20757
20758
20759
20760
20761
20762
20763
20764
20765
20766
20767
20768
20769
20770
20771
20772
20773
20774
20775
20776
20777
20778
20779
20780
20781
20782
20783
20784
20785
20786
20787
20788
20789
20790
20791
20792
20793
20794
20795
20796
20797
20798
20799
20800
20801
20802
20803
20804
20805
20806
20807
20808
20809
20810
20811
20812
20813
20814
20815
20816
20817
20818
20819
20820
20821
20822
20823
20824
20825
20826
20827
20828
20829
20830
20831
20832
20833
20834
20835
20836
20837
20838
20839
20840
20841
20842
20843
20844
20845
20846
20847
20848
20849
20850
20851
20852
20853
20854
20855
20856
20857
20858
20859
20860
20861
20862
20863
20864
20865
20866
20867
20868
20869
20870
20871
20872
20873
20874
20875
20876
20877
20878
20879
20880
20881
20882
20883
20884
20885
20886
20887
20888
20889
20890
20891
20892
20893
20894
20895
20896
20897
20898
20899
20900
20901
20902
20903
20904
20905
20906
20907
20908
20909
20910
20911
20912
20913
20914
20915
20916
20917
20918
20919
20920
20921
20922
20923
20924
20925
20926
20927
20928
20929
20930
20931
20932
20933
20934
20935
20936
20937
20938
20939
20940
20941
20942
20943
20944
20945
20946
20947
20948
20949
20950
20951
20952
20953
20954
20955
20956
20957
20958
20959
20960
20961
20962
20963
20964
20965
20966
20967
20968
20969
20970
20971
20972
20973
20974
20975
20976
20977
20978
20979
20980
20981
20982
20983
20984
20985
20986
20987
20988
20989
20990
20991
20992
20993
20994
20995
20996
20997
20998
20999
21000
21001
21002
21003
21004
21005
21006
21007
21008
21009
21010
21011
21012
21013
21014
21015
21016
21017
21018
21019
21020
21021
21022
21023
21024
21025
21026
21027
21028
21029
21030
21031
21032
21033
21034
21035
21036
21037
21038
21039
21040
21041
21042
21043
21044
21045
21046
21047
21048
21049
21050
21051
21052
21053
21054
21055
21056
21057
21058
21059
21060
21061
21062
21063
21064
21065
21066
21067
21068
21069
21070
21071
21072
21073
21074
21075
21076
21077
21078
21079
21080
21081
21082
21083
21084
21085
21086
21087
21088
21089
21090
21091
21092
21093
21094
21095
21096
21097
21098
21099
21100
21101
21102
21103
21104
21105
21106
21107
21108
21109
21110
21111
21112
21113
21114
21115
21116
21117
21118
21119
21120
21121
21122
21123
21124
21125
21126
21127
21128
21129
21130
21131
21132
21133
21134
21135
21136
21137
21138
21139
21140
21141
21142
21143
21144
21145
21146
21147
21148
21149
21150
21151
21152
21153
21154
21155
21156
21157
21158
21159
21160
21161
21162
21163
21164
21165
21166
21167
21168
21169
21170
21171
21172
21173
21174
21175
21176
21177
21178
21179
21180
21181
21182
21183
21184
21185
21186
21187
21188
21189
21190
21191
21192
21193
21194
21195
21196
21197
21198
21199
21200
21201
21202
21203
21204
21205
21206
21207
21208
21209
21210
21211
21212
21213
21214
21215
21216
21217
21218
21219
21220
21221
21222
21223
21224
21225
21226
21227
21228
21229
21230
21231
21232
21233
21234
21235
21236
21237
21238
21239
21240
21241
21242
21243
21244
21245
21246
21247
21248
21249
21250
21251
21252
21253
21254
21255
21256
21257
21258
21259
21260
21261
21262
21263
21264
21265
21266
21267
21268
21269
21270
21271
21272
21273
21274
21275
21276
21277
21278
21279
21280
21281
21282
21283
21284
21285
21286
21287
21288
21289
21290
21291
21292
21293
21294
21295
21296
21297
21298
21299
21300
21301
21302
21303
21304
21305
21306
21307
21308
21309
21310
21311
21312
21313
21314
21315
21316
21317
21318
21319
21320
21321
21322
21323
21324
21325
21326
21327
21328
21329
21330
21331
21332
21333
21334
21335
21336
21337
21338
21339
21340
21341
21342
21343
21344
21345
21346
21347
21348
21349
21350
21351
21352
21353
21354
21355
21356
21357
21358
21359
21360
21361
21362
21363
21364
21365
21366
21367
21368
21369
21370
21371
21372
21373
21374
21375
21376
21377
21378
21379
21380
21381
21382
21383
21384
21385
21386
21387
21388
21389
21390
21391
21392
21393
21394
21395
21396
21397
21398
21399
21400
21401
21402
21403
21404
21405
21406
21407
21408
21409
21410
21411
21412
21413
21414
21415
21416
21417
21418
21419
21420
21421
21422
21423
21424
21425
21426
21427
21428
21429
21430
21431
21432
21433
21434
21435
21436
21437
21438
21439
21440
21441
21442
21443
21444
21445
21446
21447
21448
21449
21450
21451
21452
21453
21454
21455
21456
21457
21458
21459
21460
21461
21462
21463
21464
21465
21466
21467
21468
21469
21470
21471
21472
21473
21474
21475
21476
21477
21478
21479
21480
21481
21482
21483
21484
21485
21486
21487
21488
21489
21490
21491
21492
21493
21494
21495
21496
21497
21498
21499
21500
21501
21502
21503
21504
21505
21506
21507
21508
21509
21510
21511
21512
21513
21514
21515
21516
21517
21518
21519
21520
21521
21522
21523
21524
21525
21526
21527
21528
21529
21530
21531
21532
21533
21534
21535
21536
21537
21538
21539
21540
21541
21542
21543
21544
21545
21546
21547
21548
21549
21550
21551
21552
21553
21554
21555
21556
21557
21558
21559
21560
21561
21562
21563
21564
21565
21566
21567
21568
21569
21570
21571
21572
21573
21574
21575
21576
21577
21578
21579
21580
21581
21582
21583
21584
21585
21586
21587
21588
21589
21590
21591
21592
21593
21594
21595
21596
21597
21598
21599
21600
21601
21602
21603
21604
21605
21606
21607
21608
21609
21610
21611
21612
21613
21614
21615
21616
21617
21618
21619
21620
21621
21622
21623
21624
21625
21626
21627
21628
21629
21630
21631
21632
21633
21634
21635
21636
21637
21638
21639
21640
21641
21642
21643
21644
21645
21646
21647
21648
21649
21650
21651
21652
21653
21654
21655
21656
21657
21658
21659
21660
21661
21662
21663
21664
21665
21666
21667
21668
21669
21670
21671
21672
21673
21674
21675
21676
21677
21678
21679
21680
21681
21682
21683
21684
21685
21686
21687
21688
21689
21690
21691
21692
21693
21694
21695
21696
21697
21698
21699
21700
21701
21702
21703
21704
21705
21706
21707
21708
21709
21710
21711
21712
21713
21714
21715
21716
21717
21718
21719
21720
21721
21722
21723
21724
21725
21726
21727
21728
21729
21730
21731
21732
21733
21734
21735
21736
21737
21738
21739
21740
21741
21742
21743
21744
21745
21746
21747
21748
21749
21750
21751
21752
21753
21754
21755
21756
21757
21758
21759
21760
21761
21762
21763
21764
21765
21766
21767
21768
21769
21770
21771
21772
21773
21774
21775
21776
21777
21778
21779
21780
21781
21782
21783
21784
21785
21786
21787
21788
21789
21790
21791
21792
21793
21794
21795
21796
21797
21798
21799
21800
21801
21802
21803
21804
21805
21806
21807
21808
21809
21810
21811
21812
21813
21814
21815
21816
21817
21818
21819
21820
21821
21822
21823
21824
21825
21826
21827
21828
21829
21830
21831
21832
21833
21834
21835
21836
21837
21838
21839
21840
21841
21842
21843
21844
21845
21846
21847
21848
21849
21850
21851
21852
21853
21854
21855
21856
21857
21858
21859
21860
21861
21862
21863
21864
21865
21866
21867
21868
21869
21870
21871
21872
21873
21874
21875
21876
21877
21878
21879
21880
21881
21882
21883
21884
21885
21886
21887
21888
21889
21890
21891
21892
21893
21894
21895
21896
21897
21898
21899
21900
21901
21902
21903
21904
21905
21906
21907
21908
21909
21910
21911
21912
21913
21914
21915
21916
21917
21918
21919
21920
21921
21922
21923
21924
21925
21926
21927
21928
21929
21930
21931
21932
21933
21934
21935
21936
21937
21938
21939
21940
21941
21942
21943
21944
21945
21946
21947
21948
21949
21950
21951
21952
21953
21954
21955
21956
21957
21958
21959
21960
21961
21962
21963
21964
21965
21966
21967
21968
21969
21970
21971
21972
21973
21974
21975
21976
21977
21978
21979
21980
21981
21982
21983
21984
21985
21986
21987
21988
21989
21990
21991
21992
21993
21994
21995
21996
21997
21998
21999
22000
22001
22002
22003
22004
22005
22006
22007
22008
22009
22010
22011
22012
22013
22014
22015
22016
22017
22018
22019
22020
22021
22022
22023
22024
22025
22026
22027
22028
22029
22030
22031
22032
22033
22034
22035
22036
22037
22038
22039
22040
22041
22042
22043
22044
22045
22046
22047
22048
22049
22050
22051
22052
22053
22054
22055
22056
22057
22058
22059
22060
22061
22062
22063
22064
22065
22066
22067
22068
22069
22070
22071
22072
22073
22074
22075
22076
22077
22078
22079
22080
22081
22082
22083
22084
22085
22086
22087
22088
22089
22090
22091
22092
22093
22094
22095
22096
22097
22098
22099
22100
22101
22102
22103
22104
22105
22106
22107
22108
22109
22110
22111
22112
22113
22114
22115
22116
22117
22118
22119
22120
22121
22122
22123
22124
22125
22126
22127
22128
22129
22130
22131
22132
22133
22134
22135
22136
22137
22138
22139
22140
22141
22142
22143
22144
22145
22146
22147
22148
22149
22150
22151
22152
22153
22154
22155
22156
22157
22158
22159
22160
22161
22162
22163
22164
22165
22166
22167
22168
22169
22170
22171
22172
22173
22174
22175
22176
22177
22178
22179
22180
22181
22182
22183
22184
22185
22186
22187
22188
22189
22190
22191
22192
22193
22194
22195
22196
22197
22198
22199
22200
22201
22202
22203
22204
22205
22206
22207
22208
22209
22210
22211
22212
22213
22214
22215
22216
22217
22218
22219
22220
22221
22222
22223
22224
22225
22226
22227
22228
22229
22230
22231
22232
22233
22234
22235
22236
22237
22238
22239
22240
22241
22242
22243
22244
22245
22246
22247
22248
22249
22250
22251
22252
22253
22254
22255
22256
22257
22258
22259
22260
22261
22262
22263
22264
22265
22266
22267
22268
22269
22270
22271
22272
22273
22274
22275
22276
22277
22278
22279
22280
22281
22282
22283
22284
22285
22286
22287
22288
22289
22290
22291
22292
22293
22294
22295
22296
22297
22298
22299
22300
22301
22302
22303
22304
22305
22306
22307
22308
22309
22310
22311
22312
22313
22314
22315
22316
22317
22318
22319
22320
22321
22322
22323
22324
22325
22326
22327
22328
22329
22330
22331
22332
22333
22334
22335
22336
22337
22338
22339
22340
22341
22342
22343
22344
22345
22346
22347
22348
22349
22350
22351
22352
22353
22354
22355
22356
22357
22358
22359
22360
22361
22362
22363
22364
22365
22366
22367
22368
22369
22370
22371
22372
22373
22374
22375
22376
22377
22378
22379
22380
22381
22382
22383
22384
22385
22386
22387
22388
22389
22390
22391
22392
22393
22394
22395
22396
22397
22398
22399
22400
22401
22402
22403
22404
22405
22406
22407
22408
22409
22410
22411
22412
22413
22414
22415
22416
22417
22418
22419
22420
22421
22422
22423
22424
22425
22426
22427
22428
22429
22430
22431
22432
22433
22434
22435
22436
22437
22438
22439
22440
22441
22442
22443
22444
22445
22446
22447
22448
22449
22450
22451
22452
22453
22454
22455
22456
22457
22458
22459
22460
22461
22462
22463
22464
22465
22466
22467
22468
22469
22470
22471
22472
22473
22474
22475
22476
22477
22478
22479
22480
22481
22482
22483
22484
22485
22486
22487
22488
22489
22490
22491
22492
22493
22494
22495
22496
22497
22498
22499
22500
22501
22502
22503
22504
22505
22506
22507
22508
22509
22510
22511
22512
22513
22514
22515
22516
22517
22518
22519
22520
22521
22522
22523
22524
22525
22526
22527
22528
22529
22530
22531
22532
22533
22534
22535
22536
22537
22538
22539
22540
22541
22542
22543
22544
22545
22546
22547
22548
22549
22550
22551
22552
22553
22554
22555
22556
22557
22558
22559
22560
22561
22562
22563
22564
22565
22566
22567
22568
22569
22570
22571
22572
22573
22574
22575
22576
22577
22578
22579
22580
22581
22582
22583
22584
22585
22586
22587
22588
22589
22590
22591
22592
22593
22594
22595
22596
22597
22598
22599
22600
22601
22602
22603
22604
22605
22606
22607
22608
22609
22610
22611
22612
22613
22614
22615
22616
22617
22618
22619
22620
22621
22622
22623
22624
22625
22626
22627
22628
22629
22630
22631
22632
22633
22634
22635
22636
22637
22638
22639
22640
22641
22642
22643
22644
22645
22646
22647
22648
22649
22650
22651
22652
22653
22654
22655
22656
22657
22658
22659
22660
22661
22662
22663
22664
22665
22666
22667
22668
22669
22670
22671
22672
22673
22674
22675
22676
22677
22678
22679
22680
22681
22682
22683
22684
22685
22686
22687
22688
22689
22690
22691
22692
22693
22694
22695
22696
22697
22698
22699
22700
22701
22702
22703
22704
22705
22706
22707
22708
22709
22710
22711
22712
22713
22714
22715
22716
22717
22718
22719
22720
22721
22722
22723
22724
22725
22726
22727
22728
22729
22730
22731
22732
22733
22734
22735
22736
22737
22738
22739
22740
22741
22742
22743
22744
22745
22746
22747
22748
22749
22750
22751
22752
22753
22754
22755
22756
22757
22758
22759
22760
22761
22762
22763
22764
22765
22766
22767
22768
22769
22770
22771
22772
22773
22774
22775
22776
22777
22778
22779
22780
22781
22782
22783
22784
22785
22786
22787
22788
22789
22790
22791
22792
22793
22794
22795
22796
22797
22798
22799
22800
22801
22802
22803
22804
22805
22806
22807
22808
22809
22810
22811
22812
22813
22814
22815
22816
22817
22818
22819
22820
22821
22822
22823
22824
22825
22826
22827
22828
22829
22830
22831
22832
22833
22834
22835
22836
22837
22838
22839
22840
22841
22842
22843
22844
22845
22846
22847
22848
22849
22850
22851
22852
22853
22854
22855
22856
22857
22858
22859
22860
22861
22862
22863
22864
22865
22866
22867
22868
22869
22870
22871
22872
22873
22874
22875
22876
22877
22878
22879
22880
22881
22882
22883
22884
22885
22886
22887
22888
22889
22890
22891
22892
22893
22894
22895
22896
22897
22898
22899
22900
22901
22902
22903
22904
22905
22906
22907
22908
22909
22910
22911
22912
22913
22914
22915
22916
22917
22918
22919
22920
22921
22922
22923
22924
22925
22926
22927
22928
22929
22930
22931
22932
22933
22934
22935
22936
22937
22938
22939
22940
22941
22942
22943
22944
22945
22946
22947
22948
22949
22950
22951
22952
22953
22954
22955
22956
22957
22958
22959
22960
22961
22962
22963
22964
22965
22966
22967
22968
22969
22970
22971
22972
22973
22974
22975
22976
22977
22978
22979
22980
22981
22982
22983
22984
22985
22986
22987
22988
22989
22990
22991
22992
22993
22994
22995
22996
22997
22998
22999
23000
23001
23002
23003
23004
23005
23006
23007
23008
23009
23010
23011
23012
23013
23014
23015
23016
23017
23018
23019
23020
23021
23022
23023
23024
23025
23026
23027
23028
23029
23030
23031
23032
23033
23034
23035
23036
23037
23038
23039
23040
23041
23042
23043
23044
23045
23046
23047
23048
23049
23050
23051
23052
23053
23054
23055
23056
23057
23058
23059
23060
23061
23062
23063
23064
23065
23066
23067
23068
23069
23070
23071
23072
23073
23074
23075
23076
23077
23078
23079
23080
23081
23082
23083
23084
23085
23086
23087
23088
23089
23090
23091
23092
23093
23094
23095
23096
23097
23098
23099
23100
23101
23102
23103
23104
23105
23106
23107
23108
23109
23110
23111
23112
23113
23114
23115
23116
23117
23118
23119
23120
23121
23122
23123
23124
23125
23126
23127
23128
23129
23130
23131
23132
23133
23134
23135
23136
23137
23138
23139
23140
23141
23142
23143
23144
23145
23146
23147
23148
23149
23150
23151
23152
23153
23154
23155
23156
23157
23158
23159
23160
23161
23162
23163
23164
23165
23166
23167
23168
23169
23170
23171
23172
23173
23174
23175
23176
23177
23178
23179
23180
23181
23182
23183
23184
23185
23186
23187
23188
23189
23190
23191
23192
23193
23194
23195
23196
23197
23198
23199
23200
23201
23202
23203
23204
23205
23206
23207
23208
23209
23210
23211
23212
23213
23214
23215
23216
23217
23218
23219
23220
23221
23222
23223
23224
23225
23226
23227
23228
23229
23230
23231
23232
23233
23234
23235
23236
23237
23238
23239
23240
23241
23242
23243
23244
23245
23246
23247
23248
23249
23250
23251
23252
23253
23254
23255
23256
23257
23258
23259
23260
23261
23262
23263
23264
23265
23266
23267
23268
23269
23270
23271
23272
23273
23274
23275
23276
23277
23278
23279
23280
23281
23282
23283
23284
23285
23286
23287
23288
23289
23290
23291
23292
23293
23294
23295
23296
23297
23298
23299
23300
23301
23302
23303
23304
23305
23306
23307
23308
23309
23310
23311
23312
23313
23314
23315
23316
23317
23318
23319
23320
23321
23322
23323
23324
23325
23326
23327
23328
23329
23330
23331
23332
23333
23334
23335
23336
23337
23338
23339
23340
23341
23342
23343
23344
23345
23346
23347
23348
23349
23350
23351
23352
23353
23354
23355
23356
23357
23358
23359
23360
23361
23362
23363
23364
23365
23366
23367
23368
23369
23370
23371
23372
23373
23374
23375
23376
23377
23378
23379
23380
23381
23382
23383
23384
23385
23386
23387
23388
23389
23390
23391
23392
23393
23394
23395
23396
23397
23398
23399
23400
23401
23402
23403
23404
23405
23406
23407
23408
23409
23410
23411
23412
23413
23414
23415
23416
23417
23418
23419
23420
23421
23422
23423
23424
23425
23426
23427
23428
23429
23430
23431
23432
23433
23434
23435
23436
23437
23438
23439
23440
23441
23442
23443
23444
23445
23446
23447
23448
23449
23450
23451
23452
23453
23454
23455
23456
23457
23458
23459
23460
23461
23462
23463
23464
23465
23466
23467
23468
23469
23470
23471
23472
23473
23474
23475
23476
23477
23478
23479
23480
23481
23482
23483
23484
23485
23486
23487
23488
23489
23490
23491
23492
23493
23494
23495
23496
23497
23498
23499
23500
23501
23502
23503
23504
23505
23506
23507
23508
23509
23510
23511
23512
23513
23514
23515
23516
23517
23518
23519
23520
23521
23522
23523
23524
23525
23526
23527
23528
23529
23530
23531
23532
23533
23534
23535
23536
23537
23538
23539
23540
23541
23542
23543
23544
23545
23546
23547
23548
23549
23550
23551
23552
23553
23554
23555
23556
23557
23558
23559
23560
23561
23562
23563
23564
23565
23566
23567
23568
23569
23570
23571
23572
23573
23574
23575
23576
23577
23578
23579
23580
23581
23582
23583
23584
23585
23586
23587
23588
23589
23590
23591
23592
23593
23594
23595
23596
23597
23598
23599
23600
23601
23602
23603
23604
23605
23606
23607
23608
23609
23610
23611
23612
23613
23614
23615
23616
23617
23618
23619
23620
23621
23622
23623
23624
23625
23626
23627
23628
23629
23630
23631
23632
23633
23634
23635
23636
23637
23638
23639
23640
23641
23642
23643
23644
23645
23646
23647
23648
23649
23650
23651
23652
23653
23654
23655
23656
23657
23658
23659
23660
23661
23662
23663
23664
23665
23666
23667
23668
23669
23670
23671
23672
23673
23674
23675
23676
23677
23678
23679
23680
23681
23682
23683
23684
23685
23686
23687
23688
23689
23690
23691
23692
23693
23694
23695
23696
23697
23698
23699
23700
23701
23702
23703
23704
23705
23706
23707
23708
23709
23710
23711
23712
23713
23714
23715
23716
23717
23718
23719
23720
23721
23722
23723
23724
23725
23726
23727
23728
23729
23730
23731
23732
23733
23734
23735
23736
23737
23738
23739
23740
23741
23742
23743
23744
23745
23746
23747
23748
23749
23750
23751
23752
23753
23754
23755
23756
23757
23758
23759
23760
23761
23762
23763
23764
23765
23766
23767
23768
23769
23770
23771
23772
23773
23774
23775
23776
23777
23778
23779
23780
23781
23782
23783
23784
23785
23786
23787
23788
23789
23790
23791
23792
23793
23794
23795
23796
23797
23798
23799
23800
23801
23802
23803
23804
23805
23806
23807
23808
23809
23810
23811
23812
23813
23814
23815
23816
23817
23818
23819
23820
23821
23822
23823
23824
23825
23826
23827
23828
23829
23830
23831
23832
23833
23834
23835
23836
23837
23838
23839
23840
23841
23842
23843
23844
23845
23846
23847
23848
23849
23850
23851
23852
23853
23854
23855
23856
23857
23858
23859
23860
23861
23862
23863
23864
23865
23866
23867
23868
23869
23870
23871
23872
23873
23874
23875
23876
23877
23878
23879
23880
23881
23882
23883
23884
23885
23886
23887
23888
23889
23890
23891
23892
23893
23894
23895
23896
23897
23898
23899
23900
23901
23902
23903
23904
23905
23906
23907
23908
23909
23910
23911
23912
23913
23914
23915
23916
23917
23918
23919
23920
23921
23922
23923
23924
23925
23926
23927
23928
23929
23930
23931
23932
23933
23934
23935
23936
23937
23938
23939
23940
23941
23942
23943
23944
23945
23946
23947
23948
23949
23950
23951
23952
23953
23954
23955
23956
23957
23958
23959
23960
23961
23962
23963
23964
23965
23966
23967
23968
23969
23970
23971
23972
23973
23974
23975
23976
23977
23978
23979
23980
23981
23982
23983
23984
23985
23986
23987
23988
23989
23990
23991
23992
23993
23994
23995
23996
23997
23998
23999
24000
24001
24002
24003
24004
24005
24006
24007
24008
24009
24010
24011
24012
24013
24014
24015
24016
24017
24018
24019
24020
24021
24022
24023
24024
24025
24026
24027
24028
24029
24030
24031
24032
24033
24034
24035
24036
24037
24038
24039
24040
24041
24042
24043
24044
24045
24046
24047
24048
24049
24050
24051
24052
24053
24054
24055
24056
24057
24058
24059
24060
24061
24062
24063
24064
24065
24066
24067
24068
24069
24070
24071
24072
24073
24074
24075
24076
24077
24078
24079
24080
24081
24082
24083
24084
24085
24086
24087
24088
24089
24090
24091
24092
24093
24094
24095
24096
24097
24098
24099
24100
24101
24102
24103
24104
24105
24106
24107
24108
24109
24110
24111
24112
24113
24114
24115
24116
24117
24118
24119
24120
24121
24122
24123
24124
24125
24126
24127
24128
24129
24130
24131
24132
24133
24134
24135
24136
24137
24138
24139
24140
24141
24142
24143
24144
24145
24146
24147
24148
24149
24150
24151
24152
24153
24154
24155
24156
24157
24158
24159
24160
24161
24162
24163
24164
24165
24166
24167
24168
24169
24170
24171
24172
24173
24174
24175
24176
24177
24178
24179
24180
24181
24182
24183
24184
24185
24186
24187
24188
24189
24190
24191
24192
24193
24194
24195
24196
24197
24198
24199
24200
24201
24202
24203
24204
24205
24206
24207
24208
24209
24210
24211
24212
24213
24214
24215
24216
24217
24218
24219
24220
24221
24222
24223
24224
24225
24226
24227
24228
24229
24230
24231
24232
24233
24234
24235
24236
24237
24238
24239
24240
24241
24242
24243
24244
24245
24246
24247
24248
24249
24250
24251
24252
24253
24254
24255
24256
24257
24258
24259
24260
24261
24262
24263
24264
24265
24266
24267
24268
24269
24270
24271
24272
24273
24274
24275
24276
24277
24278
24279
24280
24281
24282
24283
24284
24285
24286
24287
24288
24289
24290
24291
24292
24293
24294
24295
24296
24297
24298
24299
24300
24301
24302
24303
24304
24305
24306
24307
24308
24309
24310
24311
24312
24313
24314
24315
24316
24317
24318
24319
24320
24321
24322
24323
24324
24325
24326
24327
24328
24329
24330
24331
24332
24333
24334
24335
24336
24337
24338
24339
24340
24341
24342
24343
24344
24345
24346
24347
24348
24349
24350
24351
24352
24353
24354
24355
24356
24357
24358
24359
24360
24361
24362
24363
24364
24365
24366
24367
24368
24369
24370
24371
24372
24373
24374
24375
24376
24377
24378
24379
24380
24381
24382
24383
24384
24385
24386
24387
24388
24389
24390
24391
24392
24393
24394
24395
24396
24397
24398
24399
24400
24401
24402
24403
24404
24405
24406
24407
24408
24409
24410
24411
24412
24413
24414
24415
24416
24417
24418
24419
24420
24421
24422
24423
24424
24425
24426
24427
24428
24429
24430
24431
24432
24433
24434
24435
24436
24437
24438
24439
24440
24441
24442
24443
24444
24445
24446
24447
24448
24449
24450
24451
24452
24453
24454
24455
24456
24457
24458
24459
24460
24461
24462
24463
24464
24465
24466
24467
24468
24469
24470
24471
24472
24473
24474
24475
24476
24477
24478
24479
24480
24481
24482
24483
24484
24485
24486
24487
24488
24489
24490
24491
24492
24493
24494
24495
24496
24497
24498
24499
24500
24501
24502
24503
24504
24505
24506
24507
24508
24509
24510
24511
24512
24513
24514
24515
24516
24517
24518
24519
24520
24521
24522
24523
24524
24525
24526
24527
24528
24529
24530
24531
24532
24533
24534
24535
24536
24537
24538
24539
24540
24541
24542
24543
24544
24545
24546
24547
24548
24549
24550
24551
24552
24553
24554
24555
24556
24557
24558
24559
24560
24561
24562
24563
24564
24565
24566
24567
24568
24569
24570
24571
24572
24573
24574
24575
24576
24577
24578
24579
24580
24581
24582
24583
24584
24585
24586
24587
24588
24589
24590
24591
24592
24593
24594
24595
24596
24597
24598
24599
24600
24601
24602
24603
24604
24605
24606
24607
24608
24609
24610
24611
24612
24613
24614
24615
24616
24617
24618
24619
24620
24621
24622
24623
24624
24625
24626
24627
24628
24629
24630
24631
24632
24633
24634
24635
24636
24637
24638
24639
24640
24641
24642
24643
24644
24645
24646
24647
24648
24649
24650
24651
24652
24653
24654
24655
24656
24657
24658
24659
24660
24661
24662
24663
24664
24665
24666
24667
24668
24669
24670
24671
24672
24673
24674
24675
24676
24677
24678
24679
24680
24681
24682
24683
24684
24685
24686
24687
24688
24689
24690
24691
24692
24693
24694
24695
24696
24697
24698
24699
24700
24701
24702
24703
24704
24705
24706
24707
24708
24709
24710
24711
24712
24713
24714
24715
24716
24717
24718
24719
24720
24721
24722
24723
24724
24725
24726
24727
24728
24729
24730
24731
24732
24733
24734
24735
24736
24737
24738
24739
24740
24741
24742
24743
24744
24745
24746
24747
24748
24749
24750
24751
24752
24753
24754
24755
24756
24757
24758
24759
24760
24761
24762
24763
24764
24765
24766
24767
24768
24769
24770
24771
24772
24773
24774
24775
24776
24777
24778
24779
24780
24781
24782
24783
24784
24785
24786
24787
24788
24789
24790
24791
24792
24793
24794
24795
24796
24797
24798
24799
24800
24801
24802
24803
24804
24805
24806
24807
24808
24809
24810
24811
24812
24813
24814
24815
24816
24817
24818
24819
24820
24821
24822
24823
24824
24825
24826
24827
24828
24829
24830
24831
24832
24833
24834
24835
24836
24837
24838
24839
24840
24841
24842
24843
24844
24845
24846
24847
24848
24849
24850
24851
24852
24853
24854
24855
24856
24857
24858
24859
24860
24861
24862
24863
24864
24865
24866
24867
24868
24869
24870
24871
24872
24873
24874
24875
24876
24877
24878
24879
24880
24881
24882
24883
24884
24885
24886
24887
24888
24889
24890
24891
24892
24893
24894
24895
24896
24897
24898
24899
24900
24901
24902
24903
24904
24905
24906
24907
24908
24909
24910
24911
24912
24913
24914
24915
24916
24917
24918
24919
24920
24921
24922
24923
24924
24925
24926
24927
24928
24929
24930
24931
24932
24933
24934
24935
24936
24937
24938
24939
24940
24941
24942
24943
24944
24945
24946
24947
24948
24949
24950
24951
24952
24953
24954
24955
24956
24957
24958
24959
24960
24961
24962
24963
24964
24965
24966
24967
24968
24969
24970
24971
24972
24973
24974
24975
24976
24977
24978
24979
24980
24981
24982
24983
24984
24985
24986
24987
24988
24989
24990
24991
24992
24993
24994
24995
24996
24997
24998
24999
25000
25001
25002
25003
25004
25005
25006
25007
25008
25009
25010
25011
25012
25013
25014
25015
25016
25017
25018
25019
25020
25021
25022
25023
25024
25025
25026
25027
25028
25029
25030
25031
25032
25033
25034
25035
25036
25037
25038
25039
25040
25041
25042
25043
25044
25045
25046
25047
25048
25049
25050
25051
25052
25053
25054
25055
25056
25057
25058
25059
25060
25061
25062
25063
25064
25065
25066
25067
25068
25069
25070
25071
25072
25073
25074
25075
25076
25077
25078
25079
25080
25081
25082
25083
25084
25085
25086
25087
25088
25089
25090
25091
25092
25093
25094
25095
25096
25097
25098
25099
25100
25101
25102
25103
25104
25105
25106
25107
25108
25109
25110
25111
25112
25113
25114
25115
25116
25117
25118
25119
25120
25121
25122
25123
25124
25125
25126
25127
25128
25129
25130
25131
25132
25133
25134
25135
25136
25137
25138
25139
25140
25141
25142
25143
25144
25145
25146
25147
25148
25149
25150
25151
25152
25153
25154
25155
25156
25157
25158
25159
25160
25161
25162
25163
25164
25165
25166
25167
25168
25169
25170
25171
25172
25173
25174
25175
25176
25177
25178
25179
25180
25181
25182
25183
25184
25185
25186
25187
25188
25189
25190
25191
25192
25193
25194
25195
25196
25197
25198
25199
25200
25201
25202
25203
25204
25205
25206
25207
25208
25209
25210
25211
25212
25213
25214
25215
25216
25217
25218
25219
25220
25221
25222
25223
25224
25225
25226
25227
25228
25229
25230
25231
25232
25233
25234
25235
25236
25237
25238
25239
25240
25241
25242
25243
25244
25245
25246
25247
25248
25249
25250
25251
25252
25253
25254
25255
25256
25257
25258
25259
25260
25261
25262
25263
25264
25265
25266
25267
25268
25269
25270
25271
25272
25273
25274
25275
25276
25277
25278
25279
25280
25281
25282
25283
25284
25285
25286
25287
25288
25289
25290
25291
25292
25293
25294
25295
25296
25297
25298
25299
25300
25301
25302
25303
25304
25305
25306
25307
25308
25309
25310
25311
25312
25313
25314
25315
25316
25317
25318
25319
25320
25321
25322
25323
25324
25325
25326
25327
25328
25329
25330
25331
25332
25333
25334
25335
25336
25337
25338
25339
25340
25341
25342
25343
25344
25345
25346
25347
25348
25349
25350
25351
25352
25353
25354
25355
25356
25357
25358
25359
25360
25361
25362
25363
25364
25365
25366
25367
25368
25369
25370
25371
25372
25373
25374
25375
25376
25377
25378
25379
25380
25381
25382
25383
25384
25385
25386
25387
25388
25389
25390
25391
25392
25393
25394
25395
25396
25397
25398
25399
25400
25401
25402
25403
25404
25405
25406
25407
25408
25409
25410
25411
25412
25413
25414
25415
25416
25417
25418
25419
25420
25421
25422
25423
25424
25425
25426
25427
25428
25429
25430
25431
25432
25433
25434
25435
25436
25437
25438
25439
25440
25441
25442
25443
25444
25445
25446
25447
25448
25449
25450
25451
25452
25453
25454
25455
25456
25457
25458
25459
25460
25461
25462
25463
25464
25465
25466
25467
25468
25469
25470
25471
25472
25473
25474
25475
25476
25477
25478
25479
25480
25481
25482
25483
25484
25485
25486
25487
25488
25489
25490
25491
25492
25493
25494
25495
25496
25497
25498
25499
25500
25501
25502
25503
25504
25505
25506
25507
25508
25509
25510
25511
25512
25513
25514
25515
25516
25517
25518
25519
25520
25521
25522
25523
25524
25525
25526
25527
25528
25529
25530
25531
25532
25533
25534
25535
25536
25537
25538
25539
25540
25541
25542
25543
25544
25545
25546
25547
25548
25549
25550
25551
25552
25553
25554
25555
25556
25557
25558
25559
25560
25561
25562
25563
25564
25565
25566
25567
25568
25569
25570
25571
25572
25573
25574
25575
25576
25577
25578
25579
25580
25581
25582
25583
25584
25585
25586
25587
25588
25589
25590
25591
25592
25593
25594
25595
25596
25597
25598
25599
25600
25601
25602
25603
25604
25605
25606
25607
25608
25609
25610
25611
25612
25613
25614
25615
25616
25617
25618
25619
25620
25621
25622
25623
25624
25625
25626
25627
25628
25629
25630
25631
25632
25633
25634
25635
25636
25637
25638
25639
25640
25641
25642
25643
25644
25645
25646
25647
25648
25649
25650
25651
25652
25653
25654
25655
25656
25657
25658
25659
25660
25661
25662
25663
25664
25665
25666
25667
25668
25669
25670
25671
25672
25673
25674
25675
25676
25677
25678
25679
25680
25681
25682
25683
25684
25685
25686
25687
25688
25689
25690
25691
25692
25693
25694
25695
25696
25697
25698
25699
25700
25701
25702
25703
25704
25705
25706
25707
25708
25709
25710
25711
25712
25713
25714
25715
25716
25717
25718
25719
25720
25721
25722
25723
25724
25725
25726
25727
25728
25729
25730
25731
25732
25733
25734
25735
25736
25737
25738
25739
25740
25741
25742
25743
25744
25745
25746
25747
25748
25749
25750
25751
25752
25753
25754
25755
25756
25757
25758
25759
25760
25761
25762
25763
25764
25765
25766
25767
25768
25769
25770
25771
25772
25773
25774
25775
25776
25777
25778
25779
25780
25781
25782
25783
25784
25785
25786
25787
25788
25789
25790
25791
25792
25793
25794
25795
25796
25797
25798
25799
25800
25801
25802
25803
25804
25805
25806
25807
25808
25809
25810
25811
25812
25813
25814
25815
25816
25817
25818
25819
25820
25821
25822
25823
25824
25825
25826
25827
25828
25829
25830
25831
25832
25833
25834
25835
25836
25837
25838
25839
25840
25841
25842
25843
25844
25845
25846
25847
25848
25849
25850
25851
25852
25853
25854
25855
25856
25857
25858
25859
25860
25861
25862
25863
25864
25865
25866
25867
25868
25869
25870
25871
25872
25873
25874
25875
25876
25877
25878
25879
25880
25881
25882
25883
25884
25885
25886
25887
25888
25889
25890
25891
25892
25893
25894
25895
25896
25897
25898
25899
25900
25901
25902
25903
25904
25905
25906
25907
25908
25909
25910
25911
25912
25913
25914
25915
25916
25917
25918
25919
25920
25921
25922
25923
25924
25925
25926
25927
25928
25929
25930
25931
25932
25933
25934
25935
25936
25937
25938
25939
25940
25941
25942
25943
25944
25945
25946
25947
25948
25949
25950
25951
25952
25953
25954
25955
25956
25957
25958
25959
25960
25961
25962
25963
25964
25965
25966
25967
25968
25969
25970
25971
25972
25973
25974
25975
25976
25977
25978
25979
25980
25981
25982
25983
25984
25985
25986
25987
25988
25989
25990
25991
25992
25993
25994
25995
25996
25997
25998
25999
26000
26001
26002
26003
26004
26005
26006
26007
26008
26009
26010
26011
26012
26013
26014
26015
26016
26017
26018
26019
26020
26021
26022
26023
26024
26025
26026
26027
26028
26029
26030
26031
26032
26033
26034
26035
26036
26037
26038
26039
26040
26041
26042
26043
26044
26045
26046
26047
26048
26049
26050
26051
26052
26053
26054
26055
26056
26057
26058
26059
26060
26061
26062
26063
26064
26065
26066
26067
26068
26069
26070
26071
26072
26073
26074
26075
26076
26077
26078
26079
26080
26081
26082
26083
26084
26085
26086
26087
26088
26089
26090
26091
26092
26093
26094
26095
26096
26097
26098
26099
26100
26101
26102
26103
26104
26105
26106
26107
26108
26109
26110
26111
26112
26113
26114
26115
26116
26117
26118
26119
26120
26121
26122
26123
26124
26125
26126
26127
26128
26129
26130
26131
26132
26133
26134
26135
26136
26137
26138
26139
26140
26141
26142
26143
26144
26145
26146
26147
26148
26149
26150
26151
26152
26153
26154
26155
26156
26157
26158
26159
26160
26161
26162
26163
26164
26165
26166
26167
26168
26169
26170
26171
26172
26173
26174
26175
26176
26177
26178
26179
26180
26181
26182
26183
26184
26185
26186
26187
26188
26189
26190
26191
26192
26193
26194
26195
26196
26197
26198
26199
26200
26201
26202
26203
26204
26205
26206
26207
26208
26209
26210
26211
26212
26213
26214
26215
26216
26217
26218
26219
26220
26221
26222
26223
26224
26225
26226
26227
26228
26229
26230
26231
26232
26233
26234
26235
26236
26237
26238
26239
26240
26241
26242
26243
26244
26245
26246
26247
26248
26249
26250
26251
26252
26253
26254
26255
26256
26257
26258
26259
26260
26261
26262
26263
26264
26265
26266
26267
26268
26269
26270
26271
26272
26273
26274
26275
26276
26277
26278
26279
26280
26281
26282
26283
26284
26285
26286
26287
26288
26289
26290
26291
26292
26293
26294
26295
26296
26297
26298
26299
26300
26301
26302
26303
26304
26305
26306
26307
26308
26309
26310
26311
26312
26313
26314
26315
26316
26317
26318
26319
26320
26321
26322
26323
26324
26325
26326
26327
26328
26329
26330
26331
26332
26333
26334
26335
26336
26337
26338
26339
26340
26341
26342
26343
26344
26345
26346
26347
26348
26349
26350
26351
26352
26353
26354
26355
26356
26357
26358
26359
26360
26361
26362
26363
26364
26365
26366
26367
26368
26369
26370
26371
26372
26373
26374
26375
26376
26377
26378
26379
26380
26381
26382
26383
26384
26385
26386
26387
26388
26389
26390
26391
26392
26393
26394
26395
26396
26397
26398
26399
26400
26401
26402
26403
26404
26405
26406
26407
26408
26409
26410
26411
26412
26413
26414
26415
26416
26417
26418
26419
26420
26421
26422
26423
26424
26425
26426
26427
26428
26429
26430
26431
26432
26433
26434
26435
26436
26437
26438
26439
26440
26441
26442
26443
26444
26445
26446
26447
26448
26449
26450
26451
26452
26453
26454
26455
26456
26457
26458
26459
26460
26461
26462
26463
26464
26465
26466
26467
26468
26469
26470
26471
26472
26473
26474
26475
26476
26477
26478
26479
26480
26481
26482
26483
26484
26485
26486
26487
26488
26489
26490
26491
26492
26493
26494
26495
26496
26497
26498
26499
26500
26501
26502
26503
26504
26505
26506
26507
26508
26509
26510
26511
26512
26513
26514
26515
26516
26517
26518
26519
26520
26521
26522
26523
26524
26525
26526
26527
26528
26529
26530
26531
26532
26533
26534
26535
26536
26537
26538
26539
26540
26541
26542
26543
26544
26545
26546
26547
26548
26549
26550
26551
26552
26553
26554
26555
26556
26557
26558
26559
26560
26561
26562
26563
26564
26565
26566
26567
26568
26569
26570
26571
26572
26573
26574
26575
26576
26577
26578
26579
26580
26581
26582
26583
26584
26585
26586
26587
26588
26589
26590
26591
26592
26593
26594
26595
26596
26597
26598
26599
26600
26601
26602
26603
26604
26605
26606
26607
26608
26609
26610
26611
26612
26613
26614
26615
26616
26617
26618
26619
26620
26621
26622
26623
26624
26625
26626
26627
26628
26629
26630
26631
26632
26633
26634
26635
26636
26637
26638
26639
26640
26641
26642
26643
26644
26645
26646
26647
26648
26649
26650
26651
26652
26653
26654
26655
26656
26657
26658
26659
26660
26661
26662
26663
26664
26665
26666
26667
26668
26669
26670
26671
26672
26673
26674
26675
26676
26677
26678
26679
26680
26681
26682
26683
26684
26685
26686
26687
26688
26689
26690
26691
26692
26693
26694
26695
26696
26697
26698
26699
26700
26701
26702
26703
26704
26705
26706
26707
26708
26709
26710
26711
26712
26713
26714
26715
26716
26717
26718
26719
26720
26721
26722
26723
26724
26725
26726
26727
26728
26729
26730
26731
26732
26733
26734
26735
26736
26737
26738
26739
26740
26741
26742
26743
26744
26745
26746
26747
26748
26749
26750
26751
26752
26753
26754
26755
26756
26757
26758
26759
26760
26761
26762
26763
26764
26765
26766
26767
26768
26769
26770
26771
26772
26773
26774
26775
26776
26777
26778
26779
26780
26781
26782
26783
26784
26785
26786
26787
26788
26789
26790
26791
26792
26793
26794
26795
26796
26797
26798
26799
26800
26801
26802
26803
26804
26805
26806
26807
26808
26809
26810
26811
26812
26813
26814
26815
26816
26817
26818
26819
26820
26821
26822
26823
26824
26825
26826
26827
26828
26829
26830
26831
26832
26833
26834
26835
26836
26837
26838
26839
26840
26841
26842
26843
26844
26845
26846
26847
26848
26849
26850
26851
26852
26853
26854
26855
26856
26857
26858
26859
26860
26861
26862
26863
26864
26865
26866
26867
26868
26869
26870
26871
26872
26873
26874
26875
26876
26877
26878
26879
26880
26881
26882
26883
26884
26885
26886
26887
26888
26889
26890
26891
26892
26893
26894
26895
26896
26897
26898
26899
26900
26901
26902
26903
26904
26905
26906
26907
26908
26909
26910
26911
26912
26913
26914
26915
26916
26917
26918
26919
26920
26921
26922
26923
26924
26925
26926
26927
26928
26929
26930
26931
26932
26933
26934
26935
26936
26937
26938
26939
26940
26941
26942
26943
26944
26945
26946
26947
26948
26949
26950
26951
26952
26953
26954
26955
26956
26957
26958
26959
26960
26961
26962
26963
26964
26965
26966
26967
26968
26969
26970
26971
26972
26973
26974
26975
26976
26977
26978
26979
26980
26981
26982
26983
26984
26985
26986
26987
26988
26989
26990
26991
26992
26993
26994
26995
26996
26997
26998
26999
27000
27001
27002
27003
27004
27005
27006
27007
27008
27009
27010
27011
27012
27013
27014
27015
27016
27017
27018
27019
27020
27021
27022
27023
27024
27025
27026
27027
27028
27029
27030
27031
27032
27033
27034
27035
27036
27037
27038
27039
27040
27041
27042
27043
27044
27045
27046
27047
27048
27049
27050
27051
27052
27053
27054
27055
27056
27057
27058
27059
27060
27061
27062
27063
27064
27065
27066
27067
27068
27069
27070
27071
27072
27073
27074
27075
27076
27077
27078
27079
27080
27081
27082
27083
27084
27085
27086
27087
27088
27089
27090
27091
27092
27093
27094
27095
27096
27097
27098
27099
27100
27101
27102
27103
27104
27105
27106
27107
27108
27109
27110
27111
27112
27113
27114
27115
27116
27117
27118
27119
27120
27121
27122
27123
27124
27125
27126
27127
27128
27129
27130
27131
27132
27133
27134
27135
27136
27137
27138
27139
27140
27141
27142
27143
27144
27145
27146
27147
27148
27149
27150
27151
27152
27153
27154
27155
27156
27157
27158
27159
27160
27161
27162
27163
27164
27165
27166
27167
27168
27169
27170
27171
27172
27173
27174
27175
27176
27177
27178
27179
27180
27181
27182
27183
27184
27185
27186
27187
27188
27189
27190
27191
27192
27193
27194
27195
27196
27197
27198
27199
27200
27201
27202
27203
27204
27205
27206
27207
27208
27209
27210
27211
27212
27213
27214
27215
27216
27217
27218
27219
27220
27221
27222
27223
27224
27225
27226
27227
27228
27229
27230
27231
27232
27233
27234
27235
27236
27237
27238
27239
27240
27241
27242
27243
27244
27245
27246
27247
27248
27249
27250
27251
27252
27253
27254
27255
27256
27257
27258
27259
27260
27261
27262
27263
27264
27265
27266
27267
27268
27269
27270
27271
27272
27273
27274
27275
27276
27277
27278
27279
27280
27281
27282
27283
27284
27285
27286
27287
27288
27289
27290
27291
27292
27293
27294
27295
27296
27297
27298
27299
27300
27301
27302
27303
27304
27305
27306
27307
27308
27309
27310
27311
27312
27313
27314
27315
27316
27317
27318
27319
27320
27321
27322
27323
27324
27325
27326
27327
27328
27329
27330
27331
27332
27333
27334
27335
27336
27337
27338
27339
27340
27341
27342
27343
27344
27345
27346
27347
27348
27349
27350
27351
27352
27353
27354
27355
27356
27357
27358
27359
27360
27361
27362
27363
27364
27365
27366
27367
27368
27369
27370
27371
27372
27373
27374
27375
27376
27377
27378
27379
27380
27381
27382
27383
27384
27385
27386
27387
27388
27389
27390
27391
27392
27393
27394
27395
27396
27397
27398
27399
27400
27401
27402
27403
27404
27405
27406
27407
27408
27409
27410
27411
27412
27413
27414
27415
27416
27417
27418
27419
27420
27421
27422
27423
27424
27425
27426
27427
27428
27429
27430
27431
27432
27433
27434
27435
27436
27437
27438
27439
27440
27441
27442
27443
27444
27445
27446
27447
27448
27449
27450
27451
27452
27453
27454
27455
27456
27457
27458
27459
27460
27461
27462
27463
27464
27465
27466
27467
27468
27469
27470
27471
27472
27473
27474
27475
27476
27477
27478
27479
27480
27481
27482
27483
27484
27485
27486
27487
27488
27489
27490
27491
27492
27493
27494
27495
27496
27497
27498
27499
27500
27501
27502
27503
27504
27505
27506
27507
27508
27509
27510
27511
27512
27513
27514
27515
27516
27517
27518
27519
27520
27521
27522
27523
27524
27525
27526
27527
27528
27529
27530
27531
27532
27533
27534
27535
27536
27537
27538
27539
27540
27541
27542
27543
27544
27545
27546
27547
27548
27549
27550
27551
27552
27553
27554
27555
27556
27557
27558
27559
27560
27561
27562
27563
27564
27565
27566
27567
27568
27569
27570
27571
27572
27573
27574
27575
27576
27577
27578
27579
27580
27581
27582
27583
27584
27585
27586
27587
27588
27589
27590
27591
27592
27593
27594
27595
27596
27597
27598
27599
27600
27601
27602
27603
27604
27605
27606
27607
27608
27609
27610
27611
27612
27613
27614
27615
27616
27617
27618
27619
27620
27621
27622
27623
27624
27625
27626
27627
27628
27629
27630
27631
27632
27633
27634
27635
27636
27637
27638
27639
27640
27641
27642
27643
27644
27645
27646
27647
27648
27649
27650
27651
27652
27653
27654
27655
27656
27657
27658
27659
27660
27661
27662
27663
27664
27665
27666
27667
27668
27669
27670
27671
27672
27673
27674
27675
27676
27677
27678
27679
27680
27681
27682
27683
27684
27685
27686
27687
27688
27689
27690
27691
27692
27693
27694
27695
27696
27697
27698
27699
27700
27701
27702
27703
27704
27705
27706
27707
27708
27709
27710
27711
27712
27713
27714
27715
27716
27717
27718
27719
27720
27721
27722
27723
27724
27725
27726
27727
27728
27729
27730
27731
27732
27733
27734
27735
27736
27737
27738
27739
27740
27741
27742
27743
27744
27745
27746
27747
27748
27749
27750
27751
27752
27753
27754
27755
27756
27757
27758
27759
27760
27761
27762
27763
27764
27765
27766
27767
27768
27769
27770
27771
27772
27773
27774
27775
27776
27777
27778
27779
27780
27781
27782
27783
27784
27785
27786
27787
27788
27789
27790
27791
27792
27793
27794
27795
27796
27797
27798
27799
27800
27801
27802
27803
27804
27805
27806
27807
27808
27809
27810
27811
27812
27813
27814
27815
27816
27817
27818
27819
27820
27821
27822
27823
27824
27825
27826
27827
27828
27829
27830
27831
27832
27833
27834
27835
27836
27837
27838
27839
27840
27841
27842
27843
27844
27845
27846
27847
27848
27849
27850
27851
27852
27853
27854
27855
27856
27857
27858
27859
27860
27861
27862
27863
27864
27865
27866
27867
27868
27869
27870
27871
27872
27873
27874
27875
27876
27877
27878
27879
27880
27881
27882
27883
27884
27885
27886
27887
27888
27889
27890
27891
27892
27893
27894
27895
27896
27897
27898
27899
27900
27901
27902
27903
27904
27905
27906
27907
27908
27909
27910
27911
27912
27913
27914
27915
27916
27917
27918
27919
27920
27921
27922
27923
27924
27925
27926
27927
27928
27929
27930
27931
27932
27933
27934
27935
27936
27937
27938
27939
27940
27941
27942
27943
27944
27945
27946
27947
27948
27949
27950
27951
27952
27953
27954
27955
27956
27957
27958
27959
27960
27961
27962
27963
27964
27965
27966
27967
27968
27969
27970
27971
27972
27973
27974
27975
27976
27977
27978
27979
27980
27981
27982
27983
27984
27985
27986
27987
27988
27989
27990
27991
27992
27993
27994
27995
27996
27997
27998
27999
28000
28001
28002
28003
28004
28005
28006
28007
28008
28009
28010
28011
28012
28013
28014
28015
28016
28017
28018
28019
28020
28021
28022
28023
28024
28025
28026
28027
28028
28029
28030
28031
28032
28033
28034
28035
28036
28037
28038
28039
28040
28041
28042
28043
28044
28045
28046
28047
28048
28049
28050
28051
28052
28053
28054
28055
28056
28057
28058
28059
28060
28061
28062
28063
28064
28065
28066
28067
28068
28069
28070
28071
28072
28073
28074
28075
28076
28077
28078
28079
28080
28081
28082
28083
28084
28085
28086
28087
28088
28089
28090
28091
28092
28093
28094
28095
28096
28097
28098
28099
28100
28101
28102
28103
28104
28105
28106
28107
28108
28109
28110
28111
28112
28113
28114
28115
28116
28117
28118
28119
28120
28121
28122
28123
28124
28125
28126
28127
28128
28129
28130
28131
28132
28133
28134
28135
28136
28137
28138
28139
28140
28141
28142
28143
28144
28145
28146
28147
28148
28149
28150
28151
28152
28153
28154
28155
28156
28157
28158
28159
28160
28161
28162
28163
28164
28165
28166
28167
28168
28169
28170
28171
28172
28173
28174
28175
28176
28177
28178
28179
28180
28181
28182
28183
28184
28185
28186
28187
28188
28189
28190
28191
28192
28193
28194
28195
28196
28197
28198
28199
28200
28201
28202
28203
28204
28205
28206
28207
28208
28209
28210
28211
28212
28213
28214
28215
28216
28217
28218
28219
28220
28221
28222
28223
28224
28225
28226
28227
28228
28229
28230
28231
28232
28233
28234
28235
28236
28237
28238
28239
28240
28241
28242
28243
28244
28245
28246
28247
28248
28249
28250
28251
28252
28253
28254
28255
28256
28257
28258
28259
28260
28261
28262
28263
28264
28265
28266
28267
28268
28269
28270
28271
28272
28273
28274
28275
28276
28277
28278
28279
28280
28281
28282
28283
28284
28285
28286
28287
28288
28289
28290
28291
28292
28293
28294
28295
28296
28297
28298
28299
28300
28301
28302
28303
28304
28305
28306
28307
28308
28309
28310
28311
28312
28313
28314
28315
28316
28317
28318
28319
28320
28321
28322
28323
28324
28325
28326
28327
28328
28329
28330
28331
28332
28333
28334
28335
28336
28337
28338
28339
28340
28341
28342
28343
28344
28345
28346
28347
28348
28349
28350
28351
28352
28353
28354
28355
28356
28357
28358
28359
28360
28361
28362
28363
28364
28365
28366
28367
28368
28369
28370
28371
28372
28373
28374
28375
28376
28377
28378
28379
28380
28381
28382
28383
28384
28385
28386
28387
28388
28389
28390
28391
28392
28393
28394
28395
28396
28397
28398
28399
28400
28401
28402
28403
28404
28405
28406
28407
28408
28409
28410
28411
28412
28413
28414
28415
28416
28417
28418
28419
28420
28421
28422
28423
28424
28425
28426
28427
28428
28429
28430
28431
28432
28433
28434
28435
28436
28437
28438
28439
28440
28441
28442
28443
28444
28445
28446
28447
28448
28449
28450
28451
28452
28453
28454
28455
28456
28457
28458
28459
28460
28461
28462
28463
28464
28465
28466
28467
28468
28469
28470
28471
28472
28473
28474
28475
28476
28477
28478
28479
28480
28481
28482
28483
28484
28485
28486
28487
28488
28489
28490
28491
28492
28493
28494
28495
28496
28497
28498
28499
28500
28501
28502
28503
28504
28505
28506
28507
28508
28509
28510
28511
28512
28513
28514
28515
28516
28517
28518
28519
28520
28521
28522
28523
28524
28525
28526
28527
28528
28529
28530
28531
28532
28533
28534
28535
28536
28537
28538
28539
28540
28541
28542
28543
28544
28545
28546
28547
28548
28549
28550
28551
28552
28553
28554
28555
28556
28557
28558
28559
28560
28561
28562
28563
28564
28565
28566
28567
28568
28569
28570
28571
28572
28573
28574
28575
28576
28577
28578
28579
28580
28581
28582
28583
28584
28585
28586
28587
28588
28589
28590
28591
28592
28593
28594
28595
28596
28597
28598
28599
28600
28601
28602
28603
28604
28605
28606
28607
28608
28609
28610
28611
28612
28613
28614
28615
28616
28617
28618
28619
28620
28621
28622
28623
28624
28625
28626
28627
28628
28629
28630
28631
28632
28633
28634
28635
28636
28637
28638
28639
28640
28641
28642
28643
28644
28645
28646
28647
28648
28649
28650
28651
28652
28653
28654
28655
28656
28657
28658
28659
28660
28661
28662
28663
28664
28665
28666
28667
28668
28669
28670
28671
28672
28673
28674
28675
28676
28677
28678
28679
28680
28681
28682
28683
28684
28685
28686
28687
28688
28689
28690
28691
28692
28693
28694
28695
28696
28697
28698
28699
28700
28701
28702
28703
28704
28705
28706
28707
28708
28709
28710
28711
28712
28713
28714
28715
28716
28717
28718
28719
28720
28721
28722
28723
28724
28725
28726
28727
28728
28729
28730
28731
28732
28733
28734
28735
28736
28737
28738
28739
28740
28741
28742
28743
28744
28745
28746
28747
28748
28749
28750
28751
28752
28753
28754
28755
28756
28757
28758
28759
28760
28761
28762
28763
28764
28765
28766
28767
28768
28769
28770
28771
28772
28773
28774
28775
28776
28777
28778
28779
28780
28781
28782
28783
28784
28785
28786
28787
28788
28789
28790
28791
28792
28793
28794
28795
28796
28797
28798
28799
28800
28801
28802
28803
28804
28805
28806
28807
28808
28809
28810
28811
28812
28813
28814
28815
28816
28817
28818
28819
28820
28821
28822
28823
28824
28825
28826
28827
28828
28829
28830
28831
28832
28833
28834
28835
28836
28837
28838
28839
28840
28841
28842
28843
28844
28845
28846
28847
28848
28849
28850
28851
28852
28853
28854
28855
28856
28857
28858
28859
28860
28861
28862
28863
28864
28865
28866
28867
28868
28869
28870
28871
28872
28873
28874
28875
28876
28877
28878
28879
28880
28881
28882
28883
28884
28885
28886
28887
28888
28889
28890
28891
28892
28893
28894
28895
28896
28897
28898
28899
28900
28901
28902
28903
28904
28905
28906
28907
28908
28909
28910
28911
28912
28913
28914
28915
28916
28917
28918
28919
28920
28921
28922
28923
28924
28925
28926
28927
28928
28929
28930
28931
28932
28933
28934
28935
28936
28937
28938
28939
28940
28941
28942
28943
28944
28945
28946
28947
28948
28949
28950
28951
28952
28953
28954
28955
28956
28957
28958
28959
28960
28961
28962
28963
28964
28965
28966
28967
28968
28969
28970
28971
28972
28973
28974
28975
28976
28977
28978
28979
28980
28981
28982
28983
28984
28985
28986
28987
28988
28989
28990
28991
28992
28993
28994
28995
28996
28997
28998
28999
29000
29001
29002
29003
29004
29005
29006
29007
29008
29009
29010
29011
29012
29013
29014
29015
29016
29017
29018
29019
29020
29021
29022
29023
29024
29025
29026
29027
29028
29029
29030
29031
29032
29033
29034
29035
29036
29037
29038
29039
29040
29041
29042
29043
29044
29045
29046
29047
29048
29049
29050
29051
29052
29053
29054
29055
29056
29057
29058
29059
29060
29061
29062
29063
29064
29065
29066
29067
29068
29069
29070
29071
29072
29073
29074
29075
29076
29077
29078
29079
29080
29081
29082
29083
29084
29085
29086
29087
29088
29089
29090
29091
29092
29093
29094
29095
29096
29097
29098
29099
29100
29101
29102
29103
29104
29105
29106
29107
29108
29109
29110
29111
29112
29113
29114
29115
29116
29117
29118
29119
29120
29121
29122
29123
29124
29125
29126
29127
29128
29129
29130
29131
29132
29133
29134
29135
29136
29137
29138
29139
29140
29141
29142
29143
29144
29145
29146
29147
29148
29149
29150
29151
29152
29153
29154
29155
29156
29157
29158
29159
29160
29161
29162
29163
29164
29165
29166
29167
29168
29169
29170
29171
29172
29173
29174
29175
29176
29177
29178
29179
29180
29181
29182
29183
29184
29185
29186
29187
29188
29189
29190
29191
29192
29193
29194
29195
29196
29197
29198
29199
29200
29201
29202
29203
29204
29205
29206
29207
29208
29209
29210
29211
29212
29213
29214
29215
29216
29217
29218
29219
29220
29221
29222
29223
29224
29225
29226
29227
29228
29229
29230
29231
29232
29233
29234
29235
29236
29237
29238
29239
29240
29241
29242
29243
29244
29245
29246
29247
29248
29249
29250
29251
29252
29253
29254
29255
29256
29257
29258
29259
29260
29261
29262
29263
29264
29265
29266
29267
29268
29269
29270
29271
29272
29273
29274
29275
29276
29277
29278
29279
29280
29281
29282
29283
29284
29285
29286
29287
29288
29289
29290
29291
29292
29293
29294
29295
29296
29297
29298
29299
29300
29301
29302
29303
29304
29305
29306
29307
29308
29309
29310
29311
29312
29313
29314
29315
29316
29317
29318
29319
29320
29321
29322
29323
29324
29325
29326
29327
29328
29329
29330
29331
29332
29333
29334
29335
29336
29337
29338
29339
29340
29341
29342
29343
29344
29345
29346
29347
29348
29349
29350
29351
29352
29353
29354
29355
29356
29357
29358
29359
29360
29361
29362
29363
29364
29365
29366
29367
29368
29369
29370
29371
29372
29373
29374
29375
29376
29377
29378
29379
29380
29381
29382
29383
29384
29385
29386
29387
29388
29389
29390
29391
29392
29393
29394
29395
29396
29397
29398
29399
29400
29401
29402
29403
29404
29405
29406
29407
29408
29409
29410
29411
29412
29413
29414
29415
29416
29417
29418
29419
29420
29421
29422
29423
29424
29425
29426
29427
29428
29429
29430
29431
29432
29433
29434
29435
29436
29437
29438
29439
29440
29441
29442
29443
29444
29445
29446
29447
29448
29449
29450
29451
29452
29453
29454
29455
29456
29457
29458
29459
29460
29461
29462
29463
29464
29465
29466
29467
29468
29469
29470
29471
29472
29473
29474
29475
29476
29477
29478
29479
29480
29481
29482
29483
29484
29485
29486
29487
29488
29489
29490
29491
29492
29493
29494
29495
29496
29497
29498
29499
29500
29501
29502
29503
29504
29505
29506
29507
29508
29509
29510
29511
29512
29513
29514
29515
29516
29517
29518
29519
29520
29521
29522
29523
29524
29525
29526
29527
29528
29529
29530
29531
29532
29533
29534
29535
29536
29537
29538
29539
29540
29541
29542
29543
29544
29545
29546
29547
29548
29549
29550
29551
29552
29553
29554
29555
29556
29557
29558
29559
29560
29561
29562
29563
29564
29565
29566
29567
29568
29569
29570
29571
29572
29573
29574
29575
29576
29577
29578
29579
29580
29581
29582
29583
29584
29585
29586
29587
29588
29589
29590
29591
29592
29593
29594
29595
29596
29597
29598
29599
29600
29601
29602
29603
29604
29605
29606
29607
29608
29609
29610
29611
29612
29613
29614
29615
29616
29617
29618
29619
29620
29621
29622
29623
29624
29625
29626
29627
29628
29629
29630
29631
29632
29633
29634
29635
29636
29637
29638
29639
29640
29641
29642
29643
29644
29645
29646
29647
29648
29649
29650
29651
29652
29653
29654
29655
29656
29657
29658
29659
29660
29661
29662
29663
29664
29665
29666
29667
29668
29669
29670
29671
29672
29673
29674
29675
29676
29677
29678
29679
29680
29681
29682
29683
29684
29685
29686
29687
29688
29689
29690
29691
29692
29693
29694
29695
29696
29697
29698
29699
29700
29701
29702
29703
29704
29705
29706
29707
29708
29709
29710
29711
29712
29713
29714
29715
29716
29717
29718
29719
29720
29721
29722
29723
29724
29725
29726
29727
29728
29729
29730
29731
29732
29733
29734
29735
29736
29737
29738
29739
29740
29741
29742
29743
29744
29745
29746
29747
29748
29749
29750
29751
29752
29753
29754
29755
29756
29757
29758
29759
29760
29761
29762
29763
29764
29765
29766
29767
29768
29769
29770
29771
29772
29773
29774
29775
29776
29777
29778
29779
29780
29781
29782
29783
29784
29785
29786
29787
29788
29789
29790
29791
29792
29793
29794
29795
29796
29797
29798
29799
29800
29801
29802
29803
29804
29805
29806
29807
29808
29809
29810
29811
29812
29813
29814
29815
29816
29817
29818
29819
29820
29821
29822
29823
29824
29825
29826
29827
29828
29829
29830
29831
29832
29833
29834
29835
29836
29837
29838
29839
29840
29841
29842
29843
29844
29845
29846
29847
29848
29849
29850
29851
29852
29853
29854
29855
29856
29857
29858
29859
29860
29861
29862
29863
29864
29865
29866
29867
29868
29869
29870
29871
29872
29873
29874
29875
29876
29877
29878
29879
29880
29881
29882
29883
29884
29885
29886
29887
29888
29889
29890
29891
29892
29893
29894
29895
29896
29897
29898
29899
29900
29901
29902
29903
29904
29905
29906
29907
29908
29909
29910
29911
29912
29913
29914
29915
29916
29917
29918
29919
29920
29921
29922
29923
29924
29925
29926
29927
29928
29929
29930
29931
29932
29933
29934
29935
29936
29937
29938
29939
29940
29941
29942
29943
29944
29945
29946
29947
29948
29949
29950
29951
29952
29953
29954
29955
29956
29957
29958
29959
29960
29961
29962
29963
29964
29965
29966
29967
29968
29969
29970
29971
29972
29973
29974
29975
29976
29977
29978
29979
29980
29981
29982
29983
29984
29985
29986
29987
29988
29989
29990
29991
29992
29993
29994
29995
29996
29997
29998
29999
30000
30001
30002
30003
30004
30005
30006
30007
30008
30009
30010
30011
30012
30013
30014
30015
30016
30017
30018
30019
30020
30021
30022
30023
30024
30025
30026
30027
30028
30029
30030
30031
30032
30033
30034
30035
30036
30037
30038
30039
30040
30041
30042
30043
30044
30045
30046
30047
30048
30049
30050
30051
30052
30053
30054
30055
30056
30057
30058
30059
30060
30061
30062
30063
30064
30065
30066
30067
30068
30069
30070
30071
30072
30073
30074
30075
30076
30077
30078
30079
30080
30081
30082
30083
30084
30085
30086
30087
30088
30089
30090
30091
30092
30093
30094
30095
30096
30097
30098
30099
30100
30101
30102
30103
30104
30105
30106
30107
30108
30109
30110
30111
30112
30113
30114
30115
30116
30117
30118
30119
30120
30121
30122
30123
30124
30125
30126
30127
30128
30129
30130
30131
30132
30133
30134
30135
30136
30137
30138
30139
30140
30141
30142
30143
30144
30145
30146
30147
30148
30149
30150
30151
30152
30153
30154
30155
30156
30157
30158
30159
30160
30161
30162
30163
30164
30165
30166
30167
30168
30169
30170
30171
30172
30173
30174
30175
30176
30177
30178
30179
30180
30181
30182
30183
30184
30185
30186
30187
30188
30189
30190
30191
30192
30193
30194
30195
30196
30197
30198
30199
30200
30201
30202
30203
30204
30205
30206
30207
30208
30209
30210
30211
30212
30213
30214
30215
30216
30217
30218
30219
30220
30221
30222
30223
30224
30225
30226
30227
30228
30229
30230
30231
30232
30233
30234
30235
30236
30237
30238
30239
30240
30241
30242
30243
30244
30245
30246
30247
30248
30249
30250
30251
30252
30253
30254
30255
30256
30257
30258
30259
30260
30261
30262
30263
30264
30265
30266
30267
30268
30269
30270
30271
30272
30273
30274
30275
30276
30277
30278
30279
30280
30281
30282
30283
30284
30285
30286
30287
30288
30289
30290
30291
30292
30293
30294
30295
30296
30297
30298
30299
30300
30301
30302
30303
30304
30305
30306
30307
30308
30309
30310
30311
30312
30313
30314
30315
30316
30317
30318
30319
30320
30321
30322
30323
30324
30325
30326
30327
30328
30329
30330
30331
30332
30333
30334
30335
30336
30337
30338
30339
30340
30341
30342
30343
30344
30345
30346
30347
30348
30349
30350
30351
30352
30353
30354
30355
30356
30357
30358
30359
30360
30361
30362
30363
30364
30365
30366
30367
30368
30369
30370
30371
30372
30373
30374
30375
30376
30377
30378
30379
30380
30381
30382
30383
30384
30385
30386
30387
30388
30389
30390
30391
30392
30393
30394
30395
30396
30397
30398
30399
30400
30401
30402
30403
30404
30405
30406
30407
30408
30409
30410
30411
30412
30413
30414
30415
30416
30417
30418
30419
30420
30421
30422
30423
30424
30425
30426
30427
30428
30429
30430
30431
30432
30433
30434
30435
30436
30437
30438
30439
30440
30441
30442
30443
30444
30445
30446
30447
30448
30449
30450
30451
30452
30453
30454
30455
30456
30457
30458
30459
30460
30461
30462
30463
30464
30465
30466
30467
30468
30469
30470
30471
30472
30473
30474
30475
30476
30477
30478
30479
30480
30481
30482
30483
30484
30485
30486
30487
30488
30489
30490
30491
30492
30493
30494
30495
30496
30497
30498
30499
30500
30501
30502
30503
30504
30505
30506
30507
30508
30509
30510
30511
30512
30513
30514
30515
30516
30517
30518
30519
30520
30521
30522
30523
30524
30525
30526
30527
30528
30529
30530
30531
30532
30533
30534
30535
30536
30537
30538
30539
30540
30541
30542
30543
30544
30545
30546
30547
30548
30549
30550
30551
30552
30553
30554
30555
30556
30557
30558
30559
30560
30561
30562
30563
30564
30565
30566
30567
30568
30569
30570
30571
30572
30573
30574
30575
30576
30577
30578
30579
30580
30581
30582
30583
30584
30585
30586
30587
30588
30589
30590
30591
30592
30593
30594
30595
30596
30597
30598
30599
30600
30601
30602
30603
30604
30605
30606
30607
30608
30609
30610
30611
30612
30613
30614
30615
30616
30617
30618
30619
30620
30621
30622
30623
30624
30625
30626
30627
30628
30629
30630
30631
30632
30633
30634
30635
30636
30637
30638
30639
30640
30641
30642
30643
30644
30645
30646
30647
30648
30649
30650
30651
30652
30653
30654
30655
30656
30657
30658
30659
30660
30661
30662
30663
30664
30665
30666
30667
30668
30669
30670
30671
30672
30673
30674
30675
30676
30677
30678
30679
30680
30681
30682
30683
30684
30685
30686
30687
30688
30689
30690
30691
30692
30693
30694
30695
30696
30697
30698
30699
30700
30701
30702
30703
30704
30705
30706
30707
30708
30709
30710
30711
30712
30713
30714
30715
30716
30717
30718
30719
30720
30721
30722
30723
30724
30725
30726
30727
30728
30729
30730
30731
30732
30733
30734
30735
30736
30737
30738
30739
30740
30741
30742
30743
30744
30745
30746
30747
30748
30749
30750
30751
30752
30753
30754
30755
30756
30757
30758
30759
30760
30761
30762
30763
30764
30765
30766
30767
30768
30769
30770
30771
30772
30773
30774
30775
30776
30777
30778
30779
30780
30781
30782
30783
30784
30785
30786
30787
30788
30789
30790
30791
30792
30793
30794
30795
30796
30797
30798
30799
30800
30801
30802
30803
30804
30805
30806
30807
30808
30809
30810
30811
30812
30813
30814
30815
30816
30817
30818
30819
30820
30821
30822
30823
30824
30825
30826
30827
30828
30829
30830
30831
30832
30833
30834
30835
30836
30837
30838
30839
30840
30841
30842
30843
30844
30845
30846
30847
30848
30849
30850
30851
30852
30853
30854
30855
30856
30857
30858
30859
30860
30861
30862
30863
30864
30865
30866
30867
30868
30869
30870
30871
30872
30873
30874
30875
30876
30877
30878
30879
30880
30881
30882
30883
30884
30885
30886
30887
30888
30889
30890
30891
30892
30893
30894
30895
30896
30897
30898
30899
30900
30901
30902
30903
30904
30905
30906
30907
30908
30909
30910
30911
30912
30913
30914
30915
30916
30917
30918
30919
30920
30921
30922
30923
30924
30925
30926
30927
30928
30929
30930
30931
30932
30933
30934
30935
30936
30937
30938
30939
30940
30941
30942
30943
30944
30945
30946
30947
30948
30949
30950
30951
30952
30953
30954
30955
30956
30957
30958
30959
30960
30961
30962
30963
30964
30965
30966
30967
30968
30969
30970
30971
30972
30973
30974
30975
30976
30977
30978
30979
30980
30981
30982
30983
30984
30985
30986
30987
30988
30989
30990
30991
30992
30993
30994
30995
30996
30997
30998
30999
31000
31001
31002
31003
31004
31005
31006
31007
31008
31009
31010
31011
31012
31013
31014
31015
31016
31017
31018
31019
31020
31021
31022
31023
31024
31025
31026
31027
31028
31029
31030
31031
31032
31033
31034
31035
31036
31037
31038
31039
31040
31041
31042
31043
31044
31045
31046
31047
31048
31049
31050
31051
31052
31053
31054
31055
31056
31057
31058
31059
31060
31061
31062
31063
31064
31065
31066
31067
31068
31069
31070
31071
31072
31073
31074
31075
31076
31077
31078
31079
31080
31081
31082
31083
31084
31085
31086
31087
31088
31089
31090
31091
31092
31093
31094
31095
31096
31097
31098
31099
31100
31101
31102
31103
31104
31105
31106
31107
31108
31109
31110
31111
31112
31113
31114
31115
31116
31117
31118
31119
31120
31121
31122
31123
31124
31125
31126
31127
31128
31129
31130
31131
31132
31133
31134
31135
31136
31137
31138
31139
31140
31141
31142
31143
31144
31145
31146
31147
31148
31149
31150
31151
31152
31153
31154
31155
31156
31157
31158
31159
31160
31161
31162
31163
31164
31165
31166
31167
31168
31169
31170
31171
31172
31173
31174
31175
31176
31177
31178
31179
31180
31181
31182
31183
31184
31185
31186
31187
31188
31189
31190
31191
31192
31193
31194
31195
31196
31197
31198
31199
31200
31201
31202
31203
31204
31205
31206
31207
31208
31209
31210
31211
31212
31213
31214
31215
31216
31217
31218
31219
31220
31221
31222
31223
31224
31225
31226
31227
31228
31229
31230
31231
31232
31233
31234
31235
31236
31237
31238
31239
31240
31241
31242
31243
31244
31245
31246
31247
31248
31249
31250
31251
31252
31253
31254
31255
31256
31257
31258
31259
31260
31261
31262
31263
31264
31265
31266
31267
31268
31269
31270
31271
31272
31273
31274
31275
31276
31277
31278
31279
31280
31281
31282
31283
31284
31285
31286
31287
31288
31289
31290
31291
31292
31293
31294
31295
31296
31297
31298
31299
31300
31301
31302
31303
31304
31305
31306
31307
31308
31309
31310
31311
31312
31313
31314
31315
31316
31317
31318
31319
31320
31321
31322
31323
31324
31325
31326
31327
31328
31329
31330
31331
31332
31333
31334
31335
31336
31337
31338
31339
31340
31341
31342
31343
31344
31345
31346
31347
31348
31349
31350
31351
31352
31353
31354
31355
31356
31357
31358
31359
31360
31361
31362
31363
31364
31365
31366
31367
31368
31369
31370
31371
31372
31373
31374
31375
31376
31377
31378
31379
31380
31381
31382
31383
31384
31385
31386
31387
31388
31389
31390
31391
31392
31393
31394
31395
31396
31397
31398
31399
31400
31401
31402
31403
31404
31405
31406
31407
31408
31409
31410
31411
31412
31413
31414
31415
31416
31417
31418
31419
31420
31421
31422
31423
31424
31425
31426
31427
31428
31429
31430
31431
31432
31433
31434
31435
31436
31437
31438
31439
31440
31441
31442
31443
31444
31445
31446
31447
31448
31449
31450
31451
31452
31453
31454
31455
31456
31457
31458
31459
31460
31461
31462
31463
31464
31465
31466
31467
31468
31469
31470
31471
31472
31473
31474
31475
31476
31477
31478
31479
31480
31481
31482
31483
31484
31485
31486
31487
31488
31489
31490
31491
31492
31493
31494
31495
31496
31497
31498
31499
31500
31501
31502
31503
31504
31505
31506
31507
31508
31509
31510
31511
31512
31513
31514
31515
31516
31517
31518
31519
31520
31521
31522
31523
31524
31525
31526
31527
31528
31529
31530
31531
31532
31533
31534
31535
31536
31537
31538
31539
31540
31541
31542
31543
31544
31545
31546
31547
31548
31549
31550
31551
31552
31553
31554
31555
31556
31557
31558
31559
31560
31561
31562
31563
31564
31565
31566
31567
31568
31569
31570
31571
31572
31573
31574
31575
31576
31577
31578
31579
31580
31581
31582
31583
31584
31585
31586
31587
31588
31589
31590
31591
31592
31593
31594
31595
31596
31597
31598
31599
31600
31601
31602
31603
31604
31605
31606
31607
31608
31609
31610
31611
31612
31613
31614
31615
31616
31617
31618
31619
31620
31621
31622
31623
31624
31625
31626
31627
31628
31629
31630
31631
31632
31633
31634
31635
31636
31637
31638
31639
31640
31641
31642
31643
31644
31645
31646
31647
31648
31649
31650
31651
31652
31653
31654
31655
31656
31657
31658
31659
31660
31661
31662
31663
31664
31665
31666
31667
31668
31669
31670
31671
31672
31673
31674
31675
31676
31677
31678
31679
31680
31681
31682
31683
31684
31685
31686
31687
31688
31689
31690
31691
31692
31693
31694
31695
31696
31697
31698
31699
31700
31701
31702
31703
31704
31705
31706
31707
31708
31709
31710
31711
31712
31713
31714
31715
31716
31717
31718
31719
31720
31721
31722
31723
31724
31725
31726
31727
31728
31729
31730
31731
31732
31733
31734
31735
31736
31737
31738
31739
31740
31741
31742
31743
31744
31745
31746
31747
31748
31749
31750
31751
31752
31753
31754
31755
31756
31757
31758
31759
31760
31761
31762
31763
31764
31765
31766
31767
31768
31769
31770
31771
31772
31773
31774
31775
31776
31777
31778
31779
31780
31781
31782
31783
31784
31785
31786
31787
31788
31789
31790
31791
31792
31793
31794
31795
31796
31797
31798
31799
31800
31801
31802
31803
31804
31805
31806
31807
31808
31809
31810
31811
31812
31813
31814
31815
31816
31817
31818
31819
31820
31821
31822
31823
31824
31825
31826
31827
31828
31829
31830
31831
31832
31833
31834
31835
31836
31837
31838
31839
31840
31841
31842
31843
31844
31845
31846
31847
31848
31849
31850
31851
31852
31853
31854
31855
31856
31857
31858
31859
31860
31861
31862
31863
31864
31865
31866
31867
31868
31869
31870
31871
31872
31873
31874
31875
31876
31877
31878
31879
31880
31881
31882
31883
31884
31885
31886
31887
31888
31889
31890
31891
31892
31893
31894
31895
31896
31897
31898
31899
31900
31901
31902
31903
31904
31905
31906
31907
31908
31909
31910
31911
31912
31913
31914
31915
31916
31917
31918
31919
31920
31921
31922
31923
31924
31925
31926
31927
31928
31929
31930
31931
31932
31933
31934
31935
31936
31937
31938
31939
31940
31941
31942
31943
31944
31945
31946
31947
31948
31949
31950
31951
31952
31953
31954
31955
31956
31957
31958
31959
31960
31961
31962
31963
31964
31965
31966
31967
31968
31969
31970
31971
31972
31973
31974
31975
31976
31977
31978
31979
31980
31981
31982
31983
31984
31985
31986
31987
31988
31989
31990
31991
31992
31993
31994
31995
31996
31997
31998
31999
32000
32001
32002
32003
32004
32005
32006
32007
32008
32009
32010
32011
32012
32013
32014
32015
32016
32017
32018
32019
32020
32021
32022
32023
32024
32025
32026
32027
32028
32029
32030
32031
32032
32033
32034
32035
32036
32037
32038
32039
32040
32041
32042
32043
32044
32045
32046
32047
32048
32049
32050
32051
32052
32053
32054
32055
32056
32057
32058
32059
32060
32061
32062
32063
32064
32065
32066
32067
32068
32069
32070
32071
32072
32073
32074
32075
32076
32077
32078
32079
32080
32081
32082
32083
32084
32085
32086
32087
32088
32089
32090
32091
32092
32093
32094
32095
32096
32097
32098
32099
32100
32101
32102
32103
32104
32105
32106
32107
32108
32109
32110
32111
32112
32113
32114
32115
32116
32117
32118
32119
32120
32121
32122
32123
32124
32125
32126
32127
32128
32129
32130
32131
32132
32133
32134
32135
32136
32137
32138
32139
32140
32141
32142
32143
32144
32145
32146
32147
32148
32149
32150
32151
32152
32153
32154
32155
32156
32157
32158
32159
32160
32161
32162
32163
32164
32165
32166
32167
32168
32169
32170
32171
32172
32173
32174
32175
32176
32177
32178
32179
32180
32181
32182
32183
32184
32185
32186
32187
32188
32189
32190
32191
32192
32193
32194
32195
32196
32197
32198
32199
32200
32201
32202
32203
32204
32205
32206
32207
32208
32209
32210
32211
32212
32213
32214
32215
32216
32217
32218
32219
32220
32221
32222
32223
32224
32225
32226
32227
32228
32229
32230
32231
32232
32233
32234
32235
32236
32237
32238
32239
32240
32241
32242
32243
32244
32245
32246
32247
32248
32249
32250
32251
32252
32253
32254
32255
32256
32257
32258
32259
32260
32261
32262
32263
32264
32265
32266
32267
32268
32269
32270
32271
32272
32273
32274
32275
32276
32277
32278
32279
32280
32281
32282
32283
32284
32285
32286
32287
32288
32289
32290
32291
32292
32293
32294
32295
32296
32297
32298
32299
32300
32301
32302
32303
32304
32305
32306
32307
32308
32309
32310
32311
32312
32313
32314
32315
32316
32317
32318
32319
32320
32321
32322
32323
32324
32325
32326
32327
32328
32329
32330
32331
32332
32333
32334
32335
32336
32337
32338
32339
32340
32341
32342
32343
32344
32345
32346
32347
32348
32349
32350
32351
32352
32353
32354
32355
32356
32357
32358
32359
32360
32361
32362
32363
32364
32365
32366
32367
32368
32369
32370
32371
32372
32373
32374
32375
32376
32377
32378
32379
32380
32381
32382
32383
32384
32385
32386
32387
32388
32389
32390
32391
32392
32393
32394
32395
32396
32397
32398
32399
32400
32401
32402
32403
32404
32405
32406
32407
32408
32409
32410
32411
32412
32413
32414
32415
32416
32417
32418
32419
32420
32421
32422
32423
32424
32425
32426
32427
32428
32429
32430
32431
32432
32433
32434
32435
32436
32437
32438
32439
32440
32441
32442
32443
32444
32445
32446
32447
32448
32449
32450
32451
32452
32453
32454
32455
32456
32457
32458
32459
32460
32461
32462
32463
32464
32465
32466
32467
32468
32469
32470
32471
32472
32473
32474
32475
32476
32477
32478
32479
32480
32481
32482
32483
32484
32485
32486
32487
32488
32489
32490
32491
32492
32493
32494
32495
32496
32497
32498
32499
32500
32501
32502
32503
32504
32505
32506
32507
32508
32509
32510
32511
32512
32513
32514
32515
32516
32517
32518
32519
32520
32521
32522
32523
32524
32525
32526
32527
32528
32529
32530
32531
32532
32533
32534
32535
32536
32537
32538
32539
32540
32541
32542
32543
32544
32545
32546
32547
32548
32549
32550
32551
32552
32553
32554
32555
32556
32557
32558
32559
32560
32561
32562
32563
32564
32565
32566
32567
32568
32569
32570
32571
32572
32573
32574
32575
32576
32577
32578
32579
32580
32581
32582
32583
32584
32585
32586
32587
32588
32589
32590
32591
32592
32593
32594
32595
32596
32597
32598
32599
32600
32601
32602
32603
32604
32605
32606
32607
32608
32609
32610
32611
32612
32613
32614
32615
32616
32617
32618
32619
32620
32621
32622
32623
32624
32625
32626
32627
32628
32629
32630
32631
32632
32633
32634
32635
32636
32637
32638
32639
32640
32641
32642
32643
32644
32645
32646
32647
32648
32649
32650
32651
32652
32653
32654
32655
32656
32657
32658
32659
32660
32661
32662
32663
32664
32665
32666
32667
32668
32669
32670
32671
32672
32673
32674
32675
32676
32677
32678
32679
32680
32681
32682
32683
32684
32685
32686
32687
32688
32689
32690
32691
32692
32693
32694
32695
32696
32697
32698
32699
32700
32701
32702
32703
32704
32705
32706
32707
32708
32709
32710
32711
32712
32713
32714
32715
32716
32717
32718
32719
32720
32721
32722
32723
32724
32725
32726
32727
32728
32729
32730
32731
32732
32733
32734
32735
32736
32737
32738
32739
32740
32741
32742
32743
32744
32745
32746
32747
32748
32749
32750
32751
32752
32753
32754
32755
32756
32757
32758
32759
32760
32761
32762
32763
32764
32765
32766
32767
32768
32769
32770
32771
32772
32773
32774
32775
32776
32777
32778
32779
32780
32781
32782
32783
32784
32785
32786
32787
32788
32789
32790
32791
32792
32793
32794
32795
32796
32797
32798
32799
32800
32801
32802
32803
32804
32805
32806
32807
32808
32809
32810
32811
32812
32813
32814
32815
32816
32817
32818
32819
32820
32821
32822
32823
32824
32825
32826
32827
32828
32829
32830
32831
32832
32833
32834
32835
32836
32837
32838
32839
32840
32841
32842
32843
32844
32845
32846
32847
32848
32849
32850
32851
32852
32853
32854
32855
32856
32857
32858
32859
32860
32861
32862
32863
32864
32865
32866
32867
32868
32869
32870
32871
32872
32873
32874
32875
32876
32877
32878
32879
32880
32881
32882
32883
32884
32885
32886
32887
32888
32889
32890
32891
32892
32893
32894
32895
32896
32897
32898
32899
32900
32901
32902
32903
32904
32905
32906
32907
32908
32909
32910
32911
32912
32913
32914
32915
32916
32917
32918
32919
32920
32921
32922
32923
32924
32925
32926
32927
32928
32929
32930
32931
32932
32933
32934
32935
32936
32937
32938
32939
32940
32941
32942
32943
32944
32945
32946
32947
32948
32949
32950
32951
32952
32953
32954
32955
32956
32957
32958
32959
32960
32961
32962
32963
32964
32965
32966
32967
32968
32969
32970
32971
32972
32973
32974
32975
32976
32977
32978
32979
32980
32981
32982
32983
32984
32985
32986
32987
32988
32989
32990
32991
32992
32993
32994
32995
32996
32997
32998
32999
33000
33001
33002
33003
33004
33005
33006
33007
33008
33009
33010
33011
33012
33013
33014
33015
33016
33017
33018
33019
33020
33021
33022
33023
33024
33025
33026
33027
33028
33029
33030
33031
33032
33033
33034
33035
33036
33037
33038
33039
33040
33041
33042
33043
33044
33045
33046
33047
33048
33049
33050
33051
33052
33053
33054
33055
33056
33057
33058
33059
33060
33061
33062
33063
33064
33065
33066
33067
33068
33069
33070
33071
33072
33073
33074
33075
33076
33077
33078
33079
33080
33081
33082
33083
33084
33085
33086
33087
33088
33089
33090
33091
33092
33093
33094
33095
33096
33097
33098
33099
33100
33101
33102
33103
33104
33105
33106
33107
33108
33109
33110
33111
33112
33113
33114
33115
33116
33117
33118
33119
33120
33121
33122
33123
33124
33125
33126
33127
33128
33129
33130
33131
33132
33133
33134
33135
33136
33137
33138
33139
33140
33141
33142
33143
33144
33145
33146
33147
33148
33149
33150
33151
33152
33153
33154
33155
33156
33157
33158
33159
33160
33161
33162
33163
33164
33165
33166
33167
33168
33169
33170
33171
33172
33173
33174
33175
33176
33177
33178
33179
33180
33181
33182
33183
33184
33185
33186
33187
33188
33189
33190
33191
33192
33193
33194
33195
33196
33197
33198
33199
33200
33201
33202
33203
33204
33205
33206
33207
33208
33209
33210
33211
33212
33213
33214
33215
33216
33217
33218
33219
33220
33221
33222
33223
33224
33225
33226
33227
33228
33229
33230
33231
33232
33233
33234
33235
33236
33237
33238
33239
33240
33241
33242
33243
33244
33245
33246
33247
33248
33249
33250
33251
33252
33253
33254
33255
33256
33257
33258
33259
33260
33261
33262
33263
33264
33265
33266
33267
33268
33269
33270
33271
33272
33273
33274
33275
33276
33277
33278
33279
33280
33281
33282
33283
33284
33285
33286
33287
33288
33289
33290
33291
33292
33293
33294
33295
33296
33297
33298
33299
33300
33301
33302
33303
33304
33305
33306
33307
33308
33309
33310
33311
33312
33313
33314
33315
33316
33317
33318
33319
33320
33321
33322
33323
33324
33325
33326
33327
33328
33329
33330
33331
33332
33333
33334
33335
33336
33337
33338
33339
33340
33341
33342
33343
33344
33345
33346
33347
33348
33349
33350
33351
33352
33353
33354
33355
33356
33357
33358
33359
33360
33361
33362
33363
33364
33365
33366
33367
33368
33369
33370
33371
33372
33373
33374
33375
33376
33377
33378
33379
33380
33381
33382
33383
33384
33385
33386
33387
33388
33389
33390
33391
33392
33393
33394
33395
33396
33397
33398
33399
33400
33401
33402
33403
33404
33405
33406
33407
33408
33409
33410
33411
33412
33413
33414
33415
33416
33417
33418
33419
33420
33421
33422
33423
33424
33425
33426
33427
33428
33429
33430
33431
33432
33433
33434
33435
33436
33437
33438
33439
33440
33441
33442
33443
33444
33445
33446
33447
33448
33449
33450
33451
33452
33453
33454
33455
33456
33457
33458
33459
33460
33461
33462
33463
33464
33465
33466
33467
33468
33469
33470
33471
33472
33473
33474
33475
33476
33477
33478
33479
33480
33481
33482
33483
33484
33485
33486
33487
33488
33489
33490
33491
33492
33493
33494
33495
33496
33497
33498
33499
33500
33501
33502
33503
33504
33505
33506
33507
33508
33509
33510
33511
33512
33513
33514
33515
33516
33517
33518
33519
33520
33521
33522
33523
33524
33525
33526
33527
33528
33529
33530
33531
33532
33533
33534
33535
33536
33537
33538
33539
33540
33541
33542
33543
33544
33545
33546
33547
33548
33549
33550
33551
33552
33553
33554
33555
33556
33557
33558
33559
33560
33561
33562
33563
33564
33565
33566
33567
33568
33569
33570
33571
33572
33573
33574
33575
33576
33577
33578
33579
33580
33581
33582
33583
33584
33585
33586
33587
33588
33589
33590
33591
33592
33593
33594
33595
33596
33597
33598
33599
33600
33601
33602
33603
33604
33605
33606
33607
33608
33609
33610
33611
33612
33613
33614
33615
33616
33617
33618
33619
33620
33621
33622
33623
33624
33625
33626
33627
33628
33629
33630
33631
33632
33633
33634
33635
33636
33637
33638
33639
33640
33641
33642
33643
33644
33645
33646
33647
33648
33649
33650
33651
33652
33653
33654
33655
33656
33657
33658
33659
33660
33661
33662
33663
33664
33665
33666
33667
33668
33669
33670
33671
33672
33673
33674
33675
33676
33677
33678
33679
33680
33681
33682
33683
33684
33685
33686
33687
33688
33689
33690
33691
33692
33693
33694
33695
33696
33697
33698
33699
33700
33701
33702
33703
33704
33705
33706
33707
33708
33709
33710
33711
33712
33713
33714
33715
33716
33717
33718
33719
33720
33721
33722
33723
33724
33725
33726
33727
33728
33729
33730
33731
33732
33733
33734
33735
33736
33737
33738
33739
33740
33741
33742
33743
33744
33745
33746
33747
33748
33749
33750
33751
33752
33753
33754
33755
33756
33757
33758
33759
33760
33761
33762
33763
33764
33765
33766
33767
33768
33769
33770
33771
33772
33773
33774
33775
33776
33777
33778
33779
33780
33781
33782
33783
33784
33785
33786
33787
33788
33789
33790
33791
33792
33793
33794
33795
33796
33797
33798
33799
33800
33801
33802
33803
33804
33805
33806
33807
33808
33809
33810
33811
33812
33813
33814
33815
33816
33817
33818
33819
33820
33821
33822
33823
33824
33825
33826
33827
33828
33829
33830
33831
33832
33833
33834
33835
33836
33837
33838
33839
33840
33841
33842
33843
33844
33845
33846
33847
33848
33849
33850
33851
33852
33853
33854
33855
33856
33857
33858
33859
33860
33861
33862
33863
33864
33865
33866
33867
33868
33869
33870
33871
33872
33873
33874
33875
33876
33877
33878
33879
33880
33881
33882
33883
33884
33885
33886
33887
33888
33889
33890
33891
33892
33893
33894
33895
33896
33897
33898
33899
33900
33901
33902
33903
33904
33905
33906
33907
33908
33909
33910
33911
33912
33913
33914
33915
33916
33917
33918
33919
33920
33921
33922
33923
33924
33925
33926
33927
33928
33929
33930
33931
33932
33933
33934
33935
33936
33937
33938
33939
33940
33941
33942
33943
33944
33945
33946
33947
33948
33949
33950
33951
33952
33953
33954
33955
33956
33957
33958
33959
33960
33961
33962
33963
33964
33965
33966
33967
33968
33969
33970
33971
33972
33973
33974
33975
33976
33977
33978
33979
33980
33981
33982
33983
33984
33985
33986
33987
33988
33989
33990
33991
33992
33993
33994
33995
33996
33997
33998
33999
34000
34001
34002
34003
34004
34005
34006
34007
34008
34009
34010
34011
34012
34013
34014
34015
34016
34017
34018
34019
34020
34021
34022
34023
34024
34025
34026
34027
34028
34029
34030
34031
34032
34033
34034
34035
34036
34037
34038
34039
34040
34041
34042
34043
34044
34045
34046
34047
34048
34049
34050
34051
34052
34053
34054
34055
34056
34057
34058
34059
34060
34061
34062
34063
34064
34065
34066
34067
34068
34069
34070
34071
34072
34073
34074
34075
34076
34077
34078
34079
34080
34081
34082
34083
34084
34085
34086
34087
34088
34089
34090
34091
34092
34093
34094
34095
34096
34097
34098
34099
34100
34101
34102
34103
34104
34105
34106
34107
34108
34109
34110
34111
34112
34113
34114
34115
34116
34117
34118
34119
34120
34121
34122
34123
34124
34125
34126
34127
34128
34129
34130
34131
34132
34133
34134
34135
34136
34137
34138
34139
34140
34141
34142
34143
34144
34145
34146
34147
34148
34149
34150
34151
34152
34153
34154
34155
34156
34157
34158
34159
34160
34161
34162
34163
34164
34165
34166
34167
34168
34169
34170
34171
34172
34173
34174
34175
34176
34177
34178
34179
34180
34181
34182
34183
34184
34185
34186
34187
34188
34189
34190
34191
34192
34193
34194
34195
34196
34197
34198
34199
34200
34201
34202
34203
34204
34205
34206
34207
34208
34209
34210
34211
34212
34213
34214
34215
34216
34217
34218
34219
34220
34221
34222
34223
34224
34225
34226
34227
34228
34229
34230
34231
34232
34233
34234
34235
34236
34237
34238
34239
34240
34241
34242
34243
34244
34245
34246
34247
34248
34249
34250
34251
34252
34253
34254
34255
34256
34257
34258
34259
34260
34261
34262
34263
34264
34265
34266
34267
34268
34269
34270
34271
34272
34273
34274
34275
34276
34277
34278
34279
34280
34281
34282
34283
34284
34285
34286
34287
34288
34289
34290
34291
34292
34293
34294
34295
34296
34297
34298
34299
34300
34301
34302
34303
34304
34305
34306
34307
34308
34309
34310
34311
34312
34313
34314
34315
34316
34317
34318
34319
34320
34321
34322
34323
34324
34325
34326
34327
34328
34329
34330
34331
34332
34333
34334
34335
34336
34337
34338
34339
34340
34341
34342
34343
34344
34345
34346
34347
34348
34349
34350
34351
34352
34353
34354
34355
34356
34357
34358
34359
34360
34361
34362
34363
34364
34365
34366
34367
34368
34369
34370
34371
34372
34373
34374
34375
34376
34377
34378
34379
34380
34381
34382
34383
34384
34385
34386
34387
34388
34389
34390
34391
34392
34393
34394
34395
34396
34397
34398
34399
34400
34401
34402
34403
34404
34405
34406
34407
34408
34409
34410
34411
34412
34413
34414
34415
34416
34417
34418
34419
34420
34421
34422
34423
34424
34425
34426
34427
34428
34429
34430
34431
34432
34433
34434
34435
34436
34437
34438
34439
34440
34441
34442
34443
34444
34445
34446
34447
34448
34449
34450
34451
34452
34453
34454
34455
34456
34457
34458
34459
34460
34461
34462
34463
34464
34465
34466
34467
34468
34469
34470
34471
34472
34473
34474
34475
34476
34477
34478
34479
34480
34481
34482
34483
34484
34485
34486
34487
34488
34489
34490
34491
34492
34493
34494
34495
34496
34497
34498
34499
34500
34501
34502
34503
34504
34505
34506
34507
34508
34509
34510
34511
34512
34513
34514
34515
34516
34517
34518
34519
34520
34521
34522
34523
34524
34525
34526
34527
34528
34529
34530
34531
34532
34533
34534
34535
34536
34537
34538
34539
34540
34541
34542
34543
34544
34545
34546
34547
34548
34549
34550
34551
34552
34553
34554
34555
34556
34557
34558
34559
34560
34561
34562
34563
34564
34565
34566
34567
34568
34569
34570
34571
34572
34573
34574
34575
34576
34577
34578
34579
34580
34581
34582
34583
34584
34585
34586
34587
34588
34589
34590
34591
34592
34593
34594
34595
34596
34597
34598
34599
34600
34601
34602
34603
34604
34605
34606
34607
34608
34609
34610
34611
34612
34613
34614
34615
34616
34617
34618
34619
34620
34621
34622
34623
34624
34625
34626
34627
34628
34629
34630
34631
34632
34633
34634
34635
34636
34637
34638
34639
34640
34641
34642
34643
34644
34645
34646
34647
34648
34649
34650
34651
34652
34653
34654
34655
34656
34657
34658
34659
34660
34661
34662
34663
34664
34665
34666
34667
34668
34669
34670
34671
34672
34673
34674
34675
34676
34677
34678
34679
34680
34681
34682
34683
34684
34685
34686
34687
34688
34689
34690
34691
34692
34693
34694
34695
34696
34697
34698
34699
34700
34701
34702
34703
34704
34705
34706
34707
34708
34709
34710
34711
34712
34713
34714
34715
34716
34717
34718
34719
34720
34721
34722
34723
34724
34725
34726
34727
34728
34729
34730
34731
34732
34733
34734
34735
34736
34737
34738
34739
34740
34741
34742
34743
34744
34745
34746
34747
34748
34749
34750
34751
34752
34753
34754
34755
34756
34757
34758
34759
34760
34761
34762
34763
34764
34765
34766
34767
34768
34769
34770
34771
34772
34773
34774
34775
34776
34777
34778
34779
34780
34781
34782
34783
34784
34785
34786
34787
34788
34789
34790
34791
34792
34793
34794
34795
34796
34797
34798
34799
34800
34801
34802
34803
34804
34805
34806
34807
34808
34809
34810
34811
34812
34813
34814
34815
34816
34817
34818
34819
34820
34821
34822
34823
34824
34825
34826
34827
34828
34829
34830
34831
34832
34833
34834
34835
34836
34837
34838
34839
34840
34841
34842
34843
34844
34845
34846
34847
34848
34849
34850
34851
34852
34853
34854
34855
34856
34857
34858
34859
34860
34861
34862
34863
34864
34865
34866
34867
34868
34869
34870
34871
34872
34873
34874
34875
34876
34877
34878
34879
34880
34881
34882
34883
34884
34885
34886
34887
34888
34889
34890
34891
34892
34893
34894
34895
34896
34897
34898
34899
34900
34901
34902
34903
34904
34905
34906
34907
34908
34909
34910
34911
34912
34913
34914
34915
34916
34917
34918
34919
34920
34921
34922
34923
34924
34925
34926
34927
34928
34929
34930
34931
34932
34933
34934
34935
34936
34937
34938
34939
34940
34941
34942
34943
34944
34945
34946
34947
34948
34949
34950
34951
34952
34953
34954
34955
34956
34957
34958
34959
34960
34961
34962
34963
34964
34965
34966
34967
34968
34969
34970
34971
34972
34973
34974
34975
34976
34977
34978
34979
34980
34981
34982
34983
34984
34985
34986
34987
34988
34989
34990
34991
34992
34993
34994
34995
34996
34997
34998
34999
35000
35001
35002
35003
35004
35005
35006
35007
35008
35009
35010
35011
35012
35013
35014
35015
35016
35017
35018
35019
35020
35021
35022
35023
35024
35025
35026
35027
35028
35029
35030
35031
35032
35033
35034
35035
35036
35037
35038
35039
35040
35041
35042
35043
35044
35045
35046
35047
35048
35049
35050
35051
35052
35053
35054
35055
35056
35057
35058
35059
35060
35061
35062
35063
35064
35065
35066
35067
35068
35069
35070
35071
35072
35073
35074
35075
35076
35077
35078
35079
35080
35081
35082
35083
35084
35085
35086
35087
35088
35089
35090
35091
35092
35093
35094
35095
35096
35097
35098
35099
35100
35101
35102
35103
35104
35105
35106
35107
35108
35109
35110
35111
35112
35113
35114
35115
35116
35117
35118
35119
35120
35121
35122
35123
35124
35125
35126
35127
35128
35129
35130
35131
35132
35133
35134
35135
35136
35137
35138
35139
35140
35141
35142
35143
35144
35145
35146
35147
35148
35149
35150
35151
35152
35153
35154
35155
35156
35157
35158
35159
35160
35161
35162
35163
35164
35165
35166
35167
35168
35169
35170
35171
35172
35173
35174
35175
35176
35177
35178
35179
35180
35181
35182
35183
35184
35185
35186
35187
35188
35189
35190
35191
35192
35193
35194
35195
35196
35197
35198
35199
35200
35201
35202
35203
35204
35205
35206
35207
35208
35209
35210
35211
35212
35213
35214
35215
35216
35217
35218
35219
35220
35221
35222
35223
35224
35225
35226
35227
35228
35229
35230
35231
35232
35233
35234
35235
35236
35237
35238
35239
35240
35241
35242
35243
35244
35245
35246
35247
35248
35249
35250
35251
35252
35253
35254
35255
35256
35257
35258
35259
35260
35261
35262
35263
35264
35265
35266
35267
35268
35269
35270
35271
35272
35273
35274
35275
35276
35277
35278
35279
35280
35281
35282
35283
35284
35285
35286
35287
35288
35289
35290
35291
35292
35293
35294
35295
35296
35297
35298
35299
35300
35301
35302
35303
35304
35305
35306
35307
35308
35309
35310
35311
35312
35313
35314
35315
35316
35317
35318
35319
35320
35321
35322
35323
35324
35325
35326
35327
35328
35329
35330
35331
35332
35333
35334
35335
35336
35337
35338
35339
35340
35341
35342
35343
35344
35345
35346
35347
35348
35349
35350
35351
35352
35353
35354
35355
35356
35357
35358
35359
35360
35361
35362
35363
35364
35365
35366
35367
35368
35369
35370
35371
35372
35373
35374
35375
35376
35377
35378
35379
35380
35381
35382
35383
35384
35385
35386
35387
35388
35389
35390
35391
35392
35393
35394
35395
35396
35397
35398
35399
35400
35401
35402
35403
35404
35405
35406
35407
35408
35409
35410
35411
35412
35413
35414
35415
35416
35417
35418
35419
35420
35421
35422
35423
35424
35425
35426
35427
35428
35429
35430
35431
35432
35433
35434
35435
35436
35437
35438
35439
35440
35441
35442
35443
35444
35445
35446
35447
35448
35449
35450
35451
35452
35453
35454
35455
35456
35457
35458
35459
35460
35461
35462
35463
35464
35465
35466
35467
35468
35469
35470
35471
35472
35473
35474
35475
35476
35477
35478
35479
35480
35481
35482
35483
35484
35485
35486
35487
35488
35489
35490
35491
35492
35493
35494
35495
35496
35497
35498
35499
35500
35501
35502
35503
35504
35505
35506
35507
35508
35509
35510
35511
35512
35513
35514
35515
35516
35517
35518
35519
35520
35521
35522
35523
35524
35525
35526
35527
35528
35529
35530
35531
35532
35533
35534
35535
35536
35537
35538
35539
35540
35541
35542
35543
35544
35545
35546
35547
35548
35549
35550
35551
35552
35553
35554
35555
35556
35557
35558
35559
35560
35561
35562
35563
35564
35565
35566
35567
35568
35569
35570
35571
35572
35573
35574
35575
35576
35577
35578
35579
35580
35581
35582
35583
35584
35585
35586
35587
35588
35589
35590
35591
35592
35593
35594
35595
35596
35597
35598
35599
35600
35601
35602
35603
35604
35605
35606
35607
35608
35609
35610
35611
35612
35613
35614
35615
35616
35617
35618
35619
35620
35621
35622
35623
35624
35625
35626
35627
35628
35629
35630
35631
35632
35633
35634
35635
35636
35637
35638
35639
35640
35641
35642
35643
35644
35645
35646
35647
35648
35649
35650
35651
35652
35653
35654
35655
35656
35657
35658
35659
35660
35661
35662
35663
35664
35665
35666
35667
35668
35669
35670
35671
35672
35673
35674
35675
35676
35677
35678
35679
35680
35681
35682
35683
35684
35685
35686
35687
35688
35689
35690
35691
35692
35693
35694
35695
35696
35697
35698
35699
35700
35701
35702
35703
35704
35705
35706
35707
35708
35709
35710
35711
35712
35713
35714
35715
35716
35717
35718
35719
35720
35721
35722
35723
35724
35725
35726
35727
35728
35729
35730
35731
35732
35733
35734
35735
35736
35737
35738
35739
35740
35741
35742
35743
35744
35745
35746
35747
35748
35749
35750
35751
35752
35753
35754
35755
35756
35757
35758
35759
35760
35761
35762
35763
35764
35765
35766
35767
35768
35769
35770
35771
35772
35773
35774
35775
35776
35777
35778
35779
35780
35781
35782
35783
35784
35785
35786
35787
35788
35789
35790
35791
35792
35793
35794
35795
35796
35797
35798
35799
35800
35801
35802
35803
35804
35805
35806
35807
35808
35809
35810
35811
35812
35813
35814
35815
35816
35817
35818
35819
35820
35821
35822
35823
35824
35825
35826
35827
35828
35829
35830
35831
35832
35833
35834
35835
35836
35837
35838
35839
35840
35841
35842
35843
35844
35845
35846
35847
35848
35849
35850
35851
35852
35853
35854
35855
35856
35857
35858
35859
35860
35861
35862
35863
35864
35865
35866
35867
35868
35869
35870
35871
35872
35873
35874
35875
35876
35877
35878
35879
35880
35881
35882
35883
35884
35885
35886
35887
35888
35889
35890
35891
35892
35893
35894
35895
35896
35897
35898
35899
35900
35901
35902
35903
35904
35905
35906
35907
35908
35909
35910
35911
35912
35913
35914
35915
35916
35917
35918
35919
35920
35921
35922
35923
35924
35925
35926
35927
35928
35929
35930
35931
35932
35933
35934
35935
35936
35937
35938
35939
35940
35941
35942
35943
35944
35945
35946
35947
35948
35949
35950
35951
35952
35953
35954
35955
35956
35957
35958
35959
35960
35961
35962
35963
35964
35965
35966
35967
35968
35969
35970
35971
35972
35973
35974
35975
35976
35977
35978
35979
35980
35981
35982
35983
35984
35985
35986
35987
35988
35989
35990
35991
35992
35993
35994
35995
35996
35997
35998
35999
36000
36001
36002
36003
36004
36005
36006
36007
36008
36009
36010
36011
36012
36013
36014
36015
36016
36017
36018
36019
36020
36021
36022
36023
36024
36025
36026
36027
36028
36029
36030
36031
36032
36033
36034
36035
36036
36037
36038
36039
36040
36041
36042
36043
36044
36045
36046
36047
36048
36049
36050
36051
36052
36053
36054
36055
36056
36057
36058
36059
36060
36061
36062
36063
36064
36065
36066
36067
36068
36069
36070
36071
36072
36073
36074
36075
36076
36077
36078
36079
36080
36081
36082
36083
36084
36085
36086
36087
36088
36089
36090
36091
36092
36093
36094
36095
36096
36097
36098
36099
36100
36101
36102
36103
36104
36105
36106
36107
36108
36109
36110
36111
36112
36113
36114
36115
36116
36117
36118
36119
36120
36121
36122
36123
36124
36125
36126
36127
36128
36129
36130
36131
36132
36133
36134
36135
36136
36137
36138
36139
36140
36141
36142
36143
36144
36145
36146
36147
36148
36149
36150
36151
36152
36153
36154
36155
36156
36157
36158
36159
36160
36161
36162
36163
36164
36165
36166
36167
36168
36169
36170
36171
36172
36173
36174
36175
36176
36177
36178
36179
36180
36181
36182
36183
36184
36185
36186
36187
36188
36189
36190
36191
36192
36193
36194
36195
36196
36197
36198
36199
36200
36201
36202
36203
36204
36205
36206
36207
36208
36209
36210
36211
36212
36213
36214
36215
36216
36217
36218
36219
36220
36221
36222
36223
36224
36225
36226
36227
36228
36229
36230
36231
36232
36233
36234
36235
36236
36237
36238
36239
36240
36241
36242
36243
36244
36245
36246
36247
36248
36249
36250
36251
36252
36253
36254
36255
36256
36257
36258
36259
36260
36261
36262
36263
36264
36265
36266
36267
36268
36269
36270
36271
36272
36273
36274
36275
36276
36277
36278
36279
36280
36281
36282
36283
36284
36285
36286
36287
36288
36289
36290
36291
36292
36293
36294
36295
36296
36297
36298
36299
36300
36301
36302
36303
36304
36305
36306
36307
36308
36309
36310
36311
36312
36313
36314
36315
36316
36317
36318
36319
36320
36321
36322
36323
36324
36325
36326
36327
36328
36329
36330
36331
36332
36333
36334
36335
36336
36337
36338
36339
36340
36341
36342
36343
36344
36345
36346
36347
36348
36349
36350
36351
36352
36353
36354
36355
36356
36357
36358
36359
36360
36361
36362
36363
36364
36365
36366
36367
36368
36369
36370
36371
36372
36373
36374
36375
36376
36377
36378
36379
36380
36381
36382
36383
36384
36385
36386
36387
36388
36389
36390
36391
36392
36393
36394
36395
36396
36397
36398
36399
36400
36401
36402
36403
36404
36405
36406
36407
36408
36409
36410
36411
36412
36413
36414
36415
36416
36417
36418
36419
36420
36421
36422
36423
36424
36425
36426
36427
36428
36429
36430
36431
36432
36433
36434
36435
36436
36437
36438
36439
36440
36441
36442
36443
36444
36445
36446
36447
36448
36449
36450
36451
36452
36453
36454
36455
36456
36457
36458
36459
36460
36461
36462
36463
36464
36465
36466
36467
36468
36469
36470
36471
36472
36473
36474
36475
36476
36477
36478
36479
36480
36481
36482
36483
36484
36485
36486
36487
36488
36489
36490
36491
36492
36493
36494
36495
36496
36497
36498
36499
36500
36501
36502
36503
36504
36505
36506
36507
36508
36509
36510
36511
36512
36513
36514
36515
36516
36517
36518
36519
36520
36521
36522
36523
36524
36525
36526
36527
36528
36529
36530
36531
36532
36533
36534
36535
36536
36537
36538
36539
36540
36541
36542
36543
36544
36545
36546
36547
36548
36549
36550
36551
36552
36553
36554
36555
36556
36557
36558
36559
36560
36561
36562
36563
36564
36565
36566
36567
36568
36569
36570
36571
36572
36573
36574
36575
36576
36577
36578
36579
36580
36581
36582
36583
36584
36585
36586
36587
36588
36589
36590
36591
36592
36593
36594
36595
36596
36597
36598
36599
36600
36601
36602
36603
36604
36605
36606
36607
36608
36609
36610
36611
36612
36613
36614
36615
36616
36617
36618
36619
36620
36621
36622
36623
36624
36625
36626
36627
36628
36629
36630
36631
36632
36633
36634
36635
36636
36637
36638
36639
36640
36641
36642
36643
36644
36645
36646
36647
36648
36649
36650
36651
36652
36653
36654
36655
36656
36657
36658
36659
36660
36661
36662
36663
36664
36665
36666
36667
36668
36669
36670
36671
36672
36673
36674
36675
36676
36677
36678
36679
36680
36681
36682
36683
36684
36685
36686
36687
36688
36689
36690
36691
36692
36693
36694
36695
36696
36697
36698
36699
36700
36701
36702
36703
36704
36705
36706
36707
36708
36709
36710
36711
36712
36713
36714
36715
36716
36717
36718
36719
36720
36721
36722
36723
36724
36725
36726
36727
36728
36729
36730
36731
36732
36733
36734
36735
36736
36737
36738
36739
36740
36741
36742
36743
36744
36745
36746
36747
36748
36749
36750
36751
36752
36753
36754
36755
36756
36757
36758
36759
36760
36761
36762
36763
36764
36765
36766
36767
36768
36769
36770
36771
36772
36773
36774
36775
36776
36777
36778
36779
36780
36781
36782
36783
36784
36785
36786
36787
36788
36789
36790
36791
36792
36793
36794
36795
36796
36797
36798
36799
36800
36801
36802
36803
36804
36805
36806
36807
36808
36809
36810
36811
36812
36813
36814
36815
36816
36817
36818
36819
36820
36821
36822
36823
36824
36825
36826
36827
36828
36829
36830
36831
36832
36833
36834
36835
36836
36837
36838
36839
36840
36841
36842
36843
36844
36845
36846
36847
36848
36849
36850
36851
36852
36853
36854
36855
36856
36857
36858
36859
36860
36861
36862
36863
36864
36865
36866
36867
36868
36869
36870
36871
36872
36873
36874
36875
36876
36877
36878
36879
36880
36881
36882
36883
36884
36885
36886
36887
36888
36889
36890
36891
36892
36893
36894
36895
36896
36897
36898
36899
36900
36901
36902
36903
36904
36905
36906
36907
36908
36909
36910
36911
36912
36913
36914
36915
36916
36917
36918
36919
36920
36921
36922
36923
36924
36925
36926
36927
36928
36929
36930
36931
36932
36933
36934
36935
36936
36937
36938
36939
36940
36941
36942
36943
36944
36945
36946
36947
36948
36949
36950
36951
36952
36953
36954
36955
36956
36957
36958
36959
36960
36961
36962
36963
36964
36965
36966
36967
36968
36969
36970
36971
36972
36973
36974
36975
36976
36977
36978
36979
36980
36981
36982
36983
36984
36985
36986
36987
36988
36989
36990
36991
36992
36993
36994
36995
36996
36997
36998
36999
37000
37001
37002
37003
37004
37005
37006
37007
37008
37009
37010
37011
37012
37013
37014
37015
37016
37017
37018
37019
37020
37021
37022
37023
37024
37025
37026
37027
37028
37029
37030
37031
37032
37033
37034
37035
37036
37037
37038
37039
37040
37041
37042
37043
37044
37045
37046
37047
37048
37049
37050
37051
37052
37053
37054
37055
37056
37057
37058
37059
37060
37061
37062
37063
37064
37065
37066
37067
37068
37069
37070
37071
37072
37073
37074
37075
37076
37077
37078
37079
37080
37081
37082
37083
37084
37085
37086
37087
37088
37089
37090
37091
37092
37093
37094
37095
37096
37097
37098
37099
37100
37101
37102
37103
37104
37105
37106
37107
37108
37109
37110
37111
37112
37113
37114
37115
37116
37117
37118
37119
37120
37121
37122
37123
37124
37125
37126
37127
37128
37129
37130
37131
37132
37133
37134
37135
37136
37137
37138
37139
37140
37141
37142
37143
37144
37145
37146
37147
37148
37149
37150
37151
37152
37153
37154
37155
37156
37157
37158
37159
37160
37161
37162
37163
37164
37165
37166
37167
37168
37169
37170
37171
37172
37173
37174
37175
37176
37177
37178
37179
37180
37181
37182
37183
37184
37185
37186
37187
37188
37189
37190
37191
37192
37193
37194
37195
37196
37197
37198
37199
37200
37201
37202
37203
37204
37205
37206
37207
37208
37209
37210
37211
37212
37213
37214
37215
37216
37217
37218
37219
37220
37221
37222
37223
37224
37225
37226
37227
37228
37229
37230
37231
37232
37233
37234
37235
37236
37237
37238
37239
37240
37241
37242
37243
37244
37245
37246
37247
37248
37249
37250
37251
37252
37253
37254
37255
37256
37257
37258
37259
37260
37261
37262
37263
37264
37265
37266
37267
37268
37269
37270
37271
37272
37273
37274
37275
37276
37277
37278
37279
37280
37281
37282
37283
37284
37285
37286
37287
37288
37289
37290
37291
37292
37293
37294
37295
37296
37297
37298
37299
37300
37301
37302
37303
37304
37305
37306
37307
37308
37309
37310
37311
37312
37313
37314
37315
37316
37317
37318
37319
37320
37321
37322
37323
37324
37325
37326
37327
37328
37329
37330
37331
37332
37333
37334
37335
37336
37337
37338
37339
37340
37341
37342
37343
37344
37345
37346
37347
37348
37349
37350
37351
37352
37353
37354
37355
37356
37357
37358
37359
37360
37361
37362
37363
37364
37365
37366
37367
37368
37369
37370
37371
37372
37373
37374
37375
37376
37377
37378
37379
37380
37381
37382
37383
37384
37385
37386
37387
37388
37389
37390
37391
37392
37393
37394
37395
37396
37397
37398
37399
37400
37401
37402
37403
37404
37405
37406
37407
37408
37409
37410
37411
37412
37413
37414
37415
37416
37417
37418
37419
37420
37421
37422
37423
37424
37425
37426
37427
37428
37429
37430
37431
37432
37433
37434
37435
37436
37437
37438
37439
37440
37441
37442
37443
37444
37445
37446
37447
37448
37449
37450
37451
37452
37453
37454
37455
37456
37457
37458
37459
37460
37461
37462
37463
37464
37465
37466
37467
37468
37469
37470
37471
37472
37473
37474
37475
37476
37477
37478
37479
37480
37481
37482
37483
37484
37485
37486
37487
37488
37489
37490
37491
37492
37493
37494
37495
37496
37497
37498
37499
37500
37501
37502
37503
37504
37505
37506
37507
37508
37509
37510
37511
37512
37513
37514
37515
37516
37517
37518
37519
37520
37521
37522
37523
37524
37525
37526
37527
37528
37529
37530
37531
37532
37533
37534
37535
37536
37537
37538
37539
37540
37541
37542
37543
37544
37545
37546
37547
37548
37549
37550
37551
37552
37553
37554
37555
37556
37557
37558
37559
37560
37561
37562
37563
37564
37565
37566
37567
37568
37569
37570
37571
37572
37573
37574
37575
37576
37577
37578
37579
37580
37581
37582
37583
37584
37585
37586
37587
37588
37589
37590
37591
37592
37593
37594
37595
37596
37597
37598
37599
37600
37601
37602
37603
37604
37605
37606
37607
37608
37609
37610
37611
37612
37613
37614
37615
37616
37617
37618
37619
37620
37621
37622
37623
37624
37625
37626
37627
37628
37629
37630
37631
37632
37633
37634
37635
37636
37637
37638
37639
37640
37641
37642
37643
37644
37645
37646
37647
37648
37649
37650
37651
37652
37653
37654
37655
37656
37657
37658
37659
37660
37661
37662
37663
37664
37665
37666
37667
37668
37669
37670
37671
37672
37673
37674
37675
37676
37677
37678
37679
37680
37681
37682
37683
37684
37685
37686
37687
37688
37689
37690
37691
37692
37693
37694
37695
37696
37697
37698
37699
37700
37701
37702
37703
37704
37705
37706
37707
37708
37709
37710
37711
37712
37713
37714
37715
37716
37717
37718
37719
37720
37721
37722
37723
37724
37725
37726
37727
37728
37729
37730
37731
37732
37733
37734
37735
37736
37737
37738
37739
37740
37741
37742
37743
37744
37745
37746
37747
37748
37749
37750
37751
37752
37753
37754
37755
37756
37757
37758
37759
37760
37761
37762
37763
37764
37765
37766
37767
37768
37769
37770
37771
37772
37773
37774
37775
37776
37777
37778
37779
37780
37781
37782
37783
37784
37785
37786
37787
37788
37789
37790
37791
37792
37793
37794
37795
37796
37797
37798
37799
37800
37801
37802
37803
37804
37805
37806
37807
37808
37809
37810
37811
37812
37813
37814
37815
37816
37817
37818
37819
37820
37821
37822
37823
37824
37825
37826
37827
37828
37829
37830
37831
37832
37833
37834
37835
37836
37837
37838
37839
37840
37841
37842
37843
37844
37845
37846
37847
37848
37849
37850
37851
37852
37853
37854
37855
37856
37857
37858
37859
37860
37861
37862
37863
37864
37865
37866
37867
37868
37869
37870
37871
37872
37873
37874
37875
37876
37877
37878
37879
37880
37881
37882
37883
37884
37885
37886
37887
37888
37889
37890
37891
37892
37893
37894
37895
37896
37897
37898
37899
37900
37901
37902
37903
37904
37905
37906
37907
37908
37909
37910
37911
37912
37913
37914
37915
37916
37917
37918
37919
37920
37921
37922
37923
37924
37925
37926
37927
37928
37929
37930
37931
37932
37933
37934
37935
37936
37937
37938
37939
37940
37941
37942
37943
37944
37945
37946
37947
37948
37949
37950
37951
37952
37953
37954
37955
37956
37957
37958
37959
37960
37961
37962
37963
37964
37965
37966
37967
37968
37969
37970
37971
37972
37973
37974
37975
37976
37977
37978
37979
37980
37981
37982
37983
37984
37985
37986
37987
37988
37989
37990
37991
37992
37993
37994
37995
37996
37997
37998
37999
38000
38001
38002
38003
38004
38005
38006
38007
38008
38009
38010
38011
38012
38013
38014
38015
38016
38017
38018
38019
38020
38021
38022
38023
38024
38025
38026
38027
38028
38029
38030
38031
38032
38033
38034
38035
38036
38037
38038
38039
38040
38041
38042
38043
38044
38045
38046
38047
38048
38049
38050
38051
38052
38053
38054
38055
38056
38057
38058
38059
38060
38061
38062
38063
38064
38065
38066
38067
38068
38069
38070
38071
38072
38073
38074
38075
38076
38077
38078
38079
38080
38081
38082
38083
38084
38085
38086
38087
38088
38089
38090
38091
38092
38093
38094
38095
38096
38097
38098
38099
38100
38101
38102
38103
38104
38105
38106
38107
38108
38109
38110
38111
38112
38113
38114
38115
38116
38117
38118
38119
38120
38121
38122
38123
38124
38125
38126
38127
38128
38129
38130
38131
38132
38133
38134
38135
38136
38137
38138
38139
38140
38141
38142
38143
38144
38145
38146
38147
38148
38149
38150
38151
38152
38153
38154
38155
38156
38157
38158
38159
38160
38161
38162
38163
38164
38165
38166
38167
38168
38169
38170
38171
38172
38173
38174
38175
38176
38177
38178
38179
38180
38181
38182
38183
38184
38185
38186
38187
38188
38189
38190
38191
38192
38193
38194
38195
38196
38197
38198
38199
38200
38201
38202
38203
38204
38205
38206
38207
38208
38209
38210
38211
38212
38213
38214
38215
38216
38217
38218
38219
38220
38221
38222
38223
38224
38225
38226
38227
38228
38229
38230
38231
38232
38233
38234
38235
38236
38237
38238
38239
38240
38241
38242
38243
38244
38245
38246
38247
38248
38249
38250
38251
38252
38253
38254
38255
38256
38257
38258
38259
38260
38261
38262
38263
38264
38265
38266
38267
38268
38269
38270
38271
38272
38273
38274
38275
38276
38277
38278
38279
38280
38281
38282
38283
38284
38285
38286
38287
38288
38289
38290
38291
38292
38293
38294
38295
38296
38297
38298
38299
38300
38301
38302
38303
38304
38305
38306
38307
38308
38309
38310
38311
38312
38313
38314
38315
38316
38317
38318
38319
38320
38321
38322
38323
38324
38325
38326
38327
38328
38329
38330
38331
38332
38333
38334
38335
38336
38337
38338
38339
38340
38341
38342
38343
38344
38345
38346
38347
38348
38349
38350
38351
38352
38353
38354
38355
38356
38357
38358
38359
38360
38361
38362
38363
38364
38365
38366
38367
38368
38369
38370
38371
38372
38373
38374
38375
38376
38377
38378
38379
38380
38381
38382
38383
38384
38385
38386
38387
38388
38389
38390
38391
38392
38393
38394
38395
38396
38397
38398
38399
38400
38401
38402
38403
38404
38405
38406
38407
38408
38409
38410
38411
38412
38413
38414
38415
38416
38417
38418
38419
38420
38421
38422
38423
38424
38425
38426
38427
38428
38429
38430
38431
38432
38433
38434
38435
38436
38437
38438
38439
38440
38441
38442
38443
38444
38445
38446
38447
38448
38449
38450
38451
38452
38453
38454
38455
38456
38457
38458
38459
38460
38461
38462
38463
38464
38465
38466
38467
38468
38469
38470
38471
38472
38473
38474
38475
38476
38477
38478
38479
38480
38481
38482
38483
38484
38485
38486
38487
38488
38489
38490
38491
38492
38493
38494
38495
38496
38497
38498
38499
38500
38501
38502
38503
38504
38505
38506
38507
38508
38509
38510
38511
38512
38513
38514
38515
38516
38517
38518
38519
38520
38521
38522
38523
38524
38525
38526
38527
38528
38529
38530
38531
38532
38533
38534
38535
38536
38537
38538
38539
38540
38541
38542
38543
38544
38545
38546
38547
38548
38549
38550
38551
38552
38553
38554
38555
38556
38557
38558
38559
38560
38561
38562
38563
38564
38565
38566
38567
38568
38569
38570
38571
38572
38573
38574
38575
38576
38577
38578
38579
38580
38581
38582
38583
38584
38585
38586
38587
38588
38589
38590
38591
38592
38593
38594
38595
38596
38597
38598
38599
38600
38601
38602
38603
38604
38605
38606
38607
38608
38609
38610
38611
38612
38613
38614
38615
38616
38617
38618
38619
38620
38621
38622
38623
38624
38625
38626
38627
38628
38629
38630
38631
38632
38633
38634
38635
38636
38637
38638
38639
38640
38641
38642
38643
38644
38645
38646
38647
38648
38649
38650
38651
38652
38653
38654
38655
38656
38657
38658
38659
38660
38661
38662
38663
38664
38665
38666
38667
38668
38669
38670
38671
38672
38673
38674
38675
38676
38677
38678
38679
38680
38681
38682
38683
38684
38685
38686
38687
38688
38689
38690
38691
38692
38693
38694
38695
38696
38697
38698
38699
38700
38701
38702
38703
38704
38705
38706
38707
38708
38709
38710
38711
38712
38713
38714
38715
38716
38717
38718
38719
38720
38721
38722
38723
38724
38725
38726
38727
38728
38729
38730
38731
38732
38733
38734
38735
38736
38737
38738
38739
38740
38741
38742
38743
38744
38745
38746
38747
38748
38749
38750
38751
38752
38753
38754
38755
38756
38757
38758
38759
38760
38761
38762
38763
38764
38765
38766
38767
38768
38769
38770
38771
38772
38773
38774
38775
38776
38777
38778
38779
38780
38781
38782
38783
38784
38785
38786
38787
38788
38789
38790
38791
38792
38793
38794
38795
38796
38797
38798
38799
38800
38801
38802
38803
38804
38805
38806
38807
38808
38809
38810
38811
38812
38813
38814
38815
38816
38817
38818
38819
38820
38821
38822
38823
38824
38825
38826
38827
38828
38829
38830
38831
38832
38833
38834
38835
38836
38837
38838
38839
38840
38841
38842
38843
38844
38845
38846
38847
38848
38849
38850
38851
38852
38853
38854
38855
38856
38857
38858
38859
38860
38861
38862
38863
38864
38865
38866
38867
38868
38869
38870
38871
38872
38873
38874
38875
38876
38877
38878
38879
38880
38881
38882
38883
38884
38885
38886
38887
38888
38889
38890
38891
38892
38893
38894
38895
38896
38897
38898
38899
38900
38901
38902
38903
38904
38905
38906
38907
38908
38909
38910
38911
38912
38913
38914
38915
38916
38917
38918
38919
38920
38921
38922
38923
38924
38925
38926
38927
38928
38929
38930
38931
38932
38933
38934
38935
38936
38937
38938
38939
38940
38941
38942
38943
38944
38945
38946
38947
38948
38949
38950
38951
38952
38953
38954
38955
38956
38957
38958
38959
38960
38961
38962
38963
38964
38965
38966
38967
38968
38969
38970
38971
38972
38973
38974
38975
38976
38977
38978
38979
38980
38981
38982
38983
38984
38985
38986
38987
38988
38989
38990
38991
38992
38993
38994
38995
38996
38997
38998
38999
39000
39001
39002
39003
39004
39005
39006
39007
39008
39009
39010
39011
39012
39013
39014
39015
39016
39017
39018
39019
39020
39021
39022
39023
39024
39025
39026
39027
39028
39029
39030
39031
39032
39033
39034
39035
39036
39037
39038
39039
39040
39041
39042
39043
39044
39045
39046
39047
39048
39049
39050
39051
39052
39053
39054
39055
39056
39057
39058
39059
39060
39061
39062
39063
39064
39065
39066
39067
39068
39069
39070
39071
39072
39073
39074
39075
39076
39077
39078
39079
39080
39081
39082
39083
39084
39085
39086
39087
39088
39089
39090
39091
39092
39093
39094
39095
39096
39097
39098
39099
39100
39101
39102
39103
39104
39105
39106
39107
39108
39109
39110
39111
39112
39113
39114
39115
39116
39117
39118
39119
39120
39121
39122
39123
39124
39125
39126
39127
39128
39129
39130
39131
39132
39133
39134
39135
39136
39137
39138
39139
39140
39141
39142
39143
39144
39145
39146
39147
39148
39149
39150
39151
39152
39153
39154
39155
39156
39157
39158
39159
39160
39161
39162
39163
39164
39165
39166
39167
39168
39169
39170
39171
39172
39173
39174
39175
39176
39177
39178
39179
39180
39181
39182
39183
39184
39185
39186
39187
39188
39189
39190
39191
39192
39193
39194
39195
39196
39197
39198
39199
39200
39201
39202
39203
39204
39205
39206
39207
39208
39209
39210
39211
39212
39213
39214
39215
39216
39217
39218
39219
39220
39221
39222
39223
39224
39225
39226
39227
39228
39229
39230
39231
39232
39233
39234
39235
39236
39237
39238
39239
39240
39241
39242
39243
39244
39245
39246
39247
39248
39249
39250
39251
39252
39253
39254
39255
39256
39257
39258
39259
39260
39261
39262
39263
39264
39265
39266
39267
39268
39269
39270
39271
39272
39273
39274
39275
39276
39277
39278
39279
39280
39281
39282
39283
39284
39285
39286
39287
39288
39289
39290
39291
39292
39293
39294
39295
39296
39297
39298
39299
39300
39301
39302
39303
39304
39305
39306
39307
39308
39309
39310
39311
39312
39313
39314
39315
39316
39317
39318
39319
39320
39321
39322
39323
39324
39325
39326
39327
39328
39329
39330
39331
39332
39333
39334
39335
39336
39337
39338
39339
39340
39341
39342
39343
39344
39345
39346
39347
39348
39349
39350
39351
39352
39353
39354
39355
39356
39357
39358
39359
39360
39361
39362
39363
39364
39365
39366
39367
39368
39369
39370
39371
39372
39373
39374
39375
39376
39377
39378
39379
39380
39381
39382
39383
39384
39385
39386
39387
39388
39389
39390
39391
39392
39393
39394
39395
39396
39397
39398
39399
39400
39401
39402
39403
39404
39405
39406
39407
39408
39409
39410
39411
39412
39413
39414
39415
39416
39417
39418
39419
39420
39421
39422
39423
39424
39425
39426
39427
39428
39429
39430
39431
39432
39433
39434
39435
39436
39437
39438
39439
39440
39441
39442
39443
39444
39445
39446
39447
39448
39449
39450
39451
39452
39453
39454
39455
39456
39457
39458
39459
39460
39461
39462
39463
39464
39465
39466
39467
39468
39469
39470
39471
39472
39473
39474
39475
39476
39477
39478
39479
39480
39481
39482
39483
39484
39485
39486
39487
39488
39489
39490
39491
39492
39493
39494
39495
39496
39497
39498
39499
39500
39501
39502
39503
39504
39505
39506
39507
39508
39509
39510
39511
39512
39513
39514
39515
39516
39517
39518
39519
39520
39521
39522
39523
39524
39525
39526
39527
39528
39529
39530
39531
39532
39533
39534
39535
39536
39537
39538
39539
39540
39541
39542
39543
39544
39545
39546
39547
39548
39549
39550
39551
39552
39553
39554
39555
39556
39557
39558
39559
39560
39561
39562
39563
39564
39565
39566
39567
39568
39569
39570
39571
39572
39573
39574
39575
39576
39577
39578
39579
39580
39581
39582
39583
39584
39585
39586
39587
39588
39589
39590
39591
39592
39593
39594
39595
39596
39597
39598
39599
39600
39601
39602
39603
39604
39605
39606
39607
39608
39609
39610
39611
39612
39613
39614
39615
39616
39617
39618
39619
39620
39621
39622
39623
39624
39625
39626
39627
39628
39629
39630
39631
39632
39633
39634
39635
39636
39637
39638
39639
39640
39641
39642
39643
39644
39645
39646
39647
39648
39649
39650
39651
39652
39653
39654
39655
39656
39657
39658
39659
39660
39661
39662
39663
39664
39665
39666
39667
39668
39669
39670
39671
39672
39673
39674
39675
39676
39677
39678
39679
39680
39681
39682
39683
39684
39685
39686
39687
39688
39689
39690
39691
39692
39693
39694
39695
39696
39697
39698
39699
39700
39701
39702
39703
39704
39705
39706
39707
39708
39709
39710
39711
39712
39713
39714
39715
39716
39717
39718
39719
39720
39721
39722
39723
39724
39725
39726
39727
39728
39729
39730
39731
39732
39733
39734
39735
39736
39737
39738
39739
39740
39741
39742
39743
39744
39745
39746
39747
39748
39749
39750
39751
39752
39753
39754
39755
39756
39757
39758
39759
39760
39761
39762
39763
39764
39765
39766
39767
39768
39769
39770
39771
39772
39773
39774
39775
39776
39777
39778
39779
39780
39781
39782
39783
39784
39785
39786
39787
39788
39789
39790
39791
39792
39793
39794
39795
39796
39797
39798
39799
39800
39801
39802
39803
39804
39805
39806
39807
39808
39809
39810
39811
39812
39813
39814
39815
39816
39817
39818
39819
39820
39821
39822
39823
39824
39825
39826
39827
39828
39829
39830
39831
39832
39833
39834
39835
39836
39837
39838
39839
39840
39841
39842
39843
39844
39845
39846
39847
39848
39849
39850
39851
39852
39853
39854
39855
39856
39857
39858
39859
39860
39861
39862
39863
39864
39865
39866
39867
39868
39869
39870
39871
39872
39873
39874
39875
39876
39877
39878
39879
39880
39881
39882
39883
39884
39885
39886
39887
39888
39889
39890
39891
39892
39893
39894
39895
39896
39897
39898
39899
39900
39901
39902
39903
39904
39905
39906
39907
39908
39909
39910
39911
39912
39913
39914
39915
39916
39917
39918
39919
39920
39921
39922
39923
39924
39925
39926
39927
39928
39929
39930
39931
39932
39933
39934
39935
39936
39937
39938
39939
39940
39941
39942
39943
39944
39945
39946
39947
39948
39949
39950
39951
39952
39953
39954
39955
39956
39957
39958
39959
39960
39961
39962
39963
39964
39965
39966
39967
39968
39969
39970
39971
39972
39973
39974
39975
39976
39977
39978
39979
39980
39981
39982
39983
39984
39985
39986
39987
39988
39989
39990
39991
39992
39993
39994
39995
39996
39997
39998
39999
40000
40001
40002
40003
40004
40005
40006
40007
40008
40009
40010
40011
40012
40013
40014
40015
40016
40017
40018
40019
40020
40021
40022
40023
40024
40025
40026
40027
40028
40029
40030
40031
40032
40033
40034
40035
40036
40037
40038
40039
40040
40041
40042
40043
40044
40045
40046
40047
40048
40049
40050
40051
40052
40053
40054
40055
40056
40057
40058
40059
40060
40061
40062
40063
40064
40065
40066
40067
40068
40069
40070
40071
40072
40073
40074
40075
40076
40077
40078
40079
40080
40081
40082
40083
40084
40085
40086
40087
40088
40089
40090
40091
40092
40093
40094
40095
40096
40097
40098
40099
40100
40101
40102
40103
40104
40105
40106
40107
40108
40109
40110
40111
40112
40113
40114
40115
40116
40117
40118
40119
40120
40121
40122
40123
40124
40125
40126
40127
40128
40129
40130
40131
40132
40133
40134
40135
40136
40137
40138
40139
40140
40141
40142
40143
40144
40145
40146
40147
40148
40149
40150
40151
40152
40153
40154
40155
40156
40157
40158
40159
40160
40161
40162
40163
40164
40165
40166
40167
40168
40169
40170
40171
40172
40173
40174
40175
40176
40177
40178
40179
40180
40181
40182
40183
40184
40185
40186
40187
40188
40189
40190
40191
40192
40193
40194
40195
40196
40197
40198
40199
40200
40201
40202
40203
40204
40205
40206
40207
40208
40209
40210
40211
40212
40213
40214
40215
40216
40217
40218
40219
40220
40221
40222
40223
40224
40225
40226
40227
40228
40229
40230
40231
40232
40233
40234
40235
40236
40237
40238
40239
40240
40241
40242
40243
40244
40245
40246
40247
40248
40249
40250
40251
40252
40253
40254
40255
40256
40257
40258
40259
40260
40261
40262
40263
40264
40265
40266
40267
40268
40269
40270
40271
40272
40273
40274
40275
40276
40277
40278
40279
40280
40281
40282
40283
40284
40285
40286
40287
40288
40289
40290
40291
40292
40293
40294
40295
40296
40297
40298
40299
40300
40301
40302
40303
40304
40305
40306
40307
40308
40309
40310
40311
40312
40313
40314
40315
40316
40317
40318
40319
40320
40321
40322
40323
40324
40325
40326
40327
40328
40329
40330
40331
40332
40333
40334
40335
40336
40337
40338
40339
40340
40341
40342
40343
40344
40345
40346
40347
40348
40349
40350
40351
40352
40353
40354
40355
40356
40357
40358
40359
40360
40361
40362
40363
40364
40365
40366
40367
40368
40369
40370
40371
40372
40373
40374
40375
40376
40377
40378
40379
40380
40381
40382
40383
40384
40385
40386
40387
40388
40389
40390
40391
40392
40393
40394
40395
40396
40397
40398
40399
40400
40401
40402
40403
40404
40405
40406
40407
40408
40409
40410
40411
40412
40413
40414
40415
40416
40417
40418
40419
40420
40421
40422
40423
40424
40425
40426
40427
40428
40429
40430
40431
40432
40433
40434
40435
40436
40437
40438
40439
40440
40441
40442
40443
40444
40445
40446
40447
40448
40449
40450
40451
40452
40453
40454
40455
40456
40457
40458
40459
40460
40461
40462
40463
40464
40465
40466
40467
40468
40469
40470
40471
40472
40473
40474
40475
40476
40477
40478
40479
40480
40481
40482
40483
40484
40485
40486
40487
40488
40489
40490
40491
40492
40493
40494
40495
40496
40497
40498
40499
40500
40501
40502
40503
40504
40505
40506
40507
40508
40509
40510
40511
40512
40513
40514
40515
40516
40517
40518
40519
40520
40521
40522
40523
40524
40525
40526
40527
40528
40529
40530
40531
40532
40533
40534
40535
40536
40537
40538
40539
40540
40541
40542
40543
40544
40545
40546
40547
40548
40549
40550
40551
40552
40553
40554
40555
40556
40557
40558
40559
40560
40561
40562
40563
40564
40565
40566
40567
40568
40569
40570
40571
40572
40573
40574
40575
40576
40577
40578
40579
40580
40581
40582
40583
40584
40585
40586
40587
40588
40589
40590
40591
40592
40593
40594
40595
40596
40597
40598
40599
40600
40601
40602
40603
40604
40605
40606
40607
40608
40609
40610
40611
40612
40613
40614
40615
40616
40617
40618
40619
40620
40621
40622
40623
40624
40625
40626
40627
40628
40629
40630
40631
40632
40633
40634
40635
40636
40637
40638
40639
40640
40641
40642
40643
40644
40645
40646
40647
40648
40649
40650
40651
40652
40653
40654
40655
40656
40657
40658
40659
40660
40661
40662
40663
40664
40665
40666
40667
40668
40669
40670
40671
40672
40673
40674
40675
40676
40677
40678
40679
40680
40681
40682
40683
40684
40685
40686
40687
40688
40689
40690
40691
40692
40693
40694
40695
40696
40697
40698
40699
40700
40701
40702
40703
40704
40705
40706
40707
40708
40709
40710
40711
40712
40713
40714
40715
40716
40717
40718
40719
40720
40721
40722
40723
40724
40725
40726
40727
40728
40729
40730
40731
40732
40733
40734
40735
40736
40737
40738
40739
40740
40741
40742
40743
40744
40745
40746
40747
40748
40749
40750
40751
40752
40753
40754
40755
40756
40757
40758
40759
40760
40761
40762
40763
40764
40765
40766
40767
40768
40769
40770
40771
40772
40773
40774
40775
40776
40777
40778
40779
40780
40781
40782
40783
40784
40785
40786
40787
40788
40789
40790
40791
40792
40793
40794
40795
40796
40797
40798
40799
40800
40801
40802
40803
40804
40805
40806
40807
40808
40809
40810
40811
40812
40813
40814
40815
40816
40817
40818
40819
40820
40821
40822
40823
40824
40825
40826
40827
40828
40829
40830
40831
40832
40833
40834
40835
40836
40837
40838
40839
40840
40841
40842
40843
40844
40845
40846
40847
40848
40849
40850
40851
40852
40853
40854
40855
40856
40857
40858
40859
40860
40861
40862
40863
40864
40865
40866
40867
40868
40869
40870
40871
40872
40873
40874
40875
40876
40877
40878
40879
40880
40881
40882
40883
40884
40885
40886
40887
40888
40889
40890
40891
40892
40893
40894
40895
40896
40897
40898
40899
40900
40901
40902
40903
40904
40905
40906
40907
40908
40909
40910
40911
40912
40913
40914
40915
40916
40917
40918
40919
40920
40921
40922
40923
40924
40925
40926
40927
40928
40929
40930
40931
40932
40933
40934
40935
40936
40937
40938
40939
40940
40941
40942
40943
40944
40945
40946
40947
40948
40949
40950
40951
40952
40953
40954
40955
40956
40957
40958
40959
40960
40961
40962
40963
40964
40965
40966
40967
40968
40969
40970
40971
40972
40973
40974
40975
40976
40977
40978
40979
40980
40981
40982
40983
40984
40985
40986
40987
40988
40989
40990
40991
40992
40993
40994
40995
40996
40997
40998
40999
41000
41001
41002
41003
41004
41005
41006
41007
41008
41009
41010
41011
41012
41013
41014
41015
41016
41017
41018
41019
41020
41021
41022
41023
41024
41025
41026
41027
41028
41029
41030
41031
41032
41033
41034
41035
41036
41037
41038
41039
41040
41041
41042
41043
41044
41045
41046
41047
41048
41049
41050
41051
41052
41053
41054
41055
41056
41057
41058
41059
41060
41061
41062
41063
41064
41065
41066
41067
41068
41069
41070
41071
41072
41073
41074
41075
41076
41077
41078
41079
41080
41081
41082
41083
41084
41085
41086
41087
41088
41089
41090
41091
41092
41093
41094
41095
41096
41097
41098
41099
41100
41101
41102
41103
41104
41105
41106
41107
41108
41109
41110
41111
41112
41113
41114
41115
41116
41117
41118
41119
41120
41121
41122
41123
41124
41125
41126
41127
41128
41129
41130
41131
41132
41133
41134
41135
41136
41137
41138
41139
41140
41141
41142
41143
41144
41145
41146
41147
41148
41149
41150
41151
41152
41153
41154
41155
41156
41157
41158
41159
41160
41161
41162
41163
41164
41165
41166
41167
41168
41169
41170
41171
41172
41173
41174
41175
41176
41177
41178
41179
41180
41181
41182
41183
41184
41185
41186
41187
41188
41189
41190
41191
41192
41193
41194
41195
41196
41197
41198
41199
41200
41201
41202
41203
41204
41205
41206
41207
41208
41209
41210
41211
41212
41213
41214
41215
41216
41217
41218
41219
41220
41221
41222
41223
41224
41225
41226
41227
41228
41229
41230
41231
41232
41233
41234
41235
41236
41237
41238
41239
41240
41241
41242
41243
41244
41245
41246
41247
41248
41249
41250
41251
41252
41253
41254
41255
41256
41257
41258
41259
41260
41261
41262
41263
41264
41265
41266
41267
41268
41269
41270
41271
41272
41273
41274
41275
41276
41277
41278
41279
41280
41281
41282
41283
41284
41285
41286
41287
41288
41289
41290
41291
41292
41293
41294
41295
41296
41297
41298
41299
41300
41301
41302
41303
41304
41305
41306
41307
41308
41309
41310
41311
41312
41313
41314
41315
41316
41317
41318
41319
41320
41321
41322
41323
41324
41325
41326
41327
41328
41329
41330
41331
41332
41333
41334
41335
41336
41337
41338
41339
41340
41341
41342
41343
41344
41345
41346
41347
41348
41349
41350
41351
41352
41353
41354
41355
41356
41357
41358
41359
41360
41361
41362
41363
41364
41365
41366
41367
41368
41369
41370
41371
41372
41373
41374
41375
41376
41377
41378
41379
41380
41381
41382
41383
41384
41385
41386
41387
41388
41389
41390
41391
41392
41393
41394
41395
41396
41397
41398
41399
41400
41401
41402
41403
41404
41405
41406
41407
41408
41409
41410
41411
41412
41413
41414
41415
41416
41417
41418
41419
41420
41421
41422
41423
41424
41425
41426
41427
41428
41429
41430
41431
41432
41433
41434
41435
41436
41437
41438
41439
41440
41441
41442
41443
41444
41445
41446
41447
41448
41449
41450
41451
41452
41453
41454
41455
41456
41457
41458
41459
41460
41461
41462
41463
41464
41465
41466
41467
41468
41469
41470
41471
41472
41473
41474
41475
41476
41477
41478
41479
41480
41481
41482
41483
41484
41485
41486
41487
41488
41489
41490
41491
41492
41493
41494
41495
41496
41497
41498
41499
41500
41501
41502
41503
41504
41505
41506
41507
41508
41509
41510
41511
41512
41513
41514
41515
41516
41517
41518
41519
41520
41521
41522
41523
41524
41525
41526
41527
41528
41529
41530
41531
41532
41533
41534
41535
41536
41537
41538
41539
41540
41541
41542
41543
41544
41545
41546
41547
41548
41549
41550
41551
41552
41553
41554
41555
41556
41557
41558
41559
41560
41561
41562
41563
41564
41565
41566
41567
41568
41569
41570
41571
41572
41573
41574
41575
41576
41577
41578
41579
41580
41581
41582
41583
41584
41585
41586
41587
41588
41589
41590
41591
41592
41593
41594
41595
41596
41597
41598
41599
41600
41601
41602
41603
41604
41605
41606
41607
41608
41609
41610
41611
41612
41613
41614
41615
41616
41617
41618
41619
41620
41621
41622
41623
41624
41625
41626
41627
41628
41629
41630
41631
41632
41633
41634
41635
41636
41637
41638
41639
41640
41641
41642
41643
41644
41645
41646
41647
41648
41649
41650
41651
41652
41653
41654
41655
41656
41657
41658
41659
41660
41661
41662
41663
41664
41665
41666
41667
41668
41669
41670
41671
41672
41673
41674
41675
41676
41677
41678
41679
41680
41681
41682
41683
41684
41685
41686
41687
41688
41689
41690
41691
41692
41693
41694
41695
41696
41697
41698
41699
41700
41701
41702
41703
41704
41705
41706
41707
41708
41709
41710
41711
41712
41713
41714
41715
41716
41717
41718
41719
41720
41721
41722
41723
41724
41725
41726
41727
41728
41729
41730
41731
41732
41733
41734
41735
41736
41737
41738
41739
41740
41741
41742
41743
41744
41745
41746
41747
41748
41749
41750
41751
41752
41753
41754
41755
41756
41757
41758
41759
41760
41761
41762
41763
41764
41765
41766
41767
41768
41769
41770
41771
41772
41773
41774
41775
41776
41777
41778
41779
41780
41781
41782
41783
41784
41785
41786
41787
41788
41789
41790
41791
41792
41793
41794
41795
41796
41797
41798
41799
41800
41801
41802
41803
41804
41805
41806
41807
41808
41809
41810
41811
41812
41813
41814
41815
41816
41817
41818
41819
41820
41821
41822
41823
41824
41825
41826
41827
41828
41829
41830
41831
41832
41833
41834
41835
41836
41837
41838
41839
41840
41841
41842
41843
41844
41845
41846
41847
41848
41849
41850
41851
41852
41853
41854
41855
41856
41857
41858
41859
41860
41861
41862
41863
41864
41865
41866
41867
41868
41869
41870
41871
41872
41873
41874
41875
41876
41877
41878
41879
41880
41881
41882
41883
41884
41885
41886
41887
41888
41889
41890
41891
41892
41893
41894
41895
41896
41897
41898
41899
41900
41901
41902
41903
41904
41905
41906
41907
41908
41909
41910
41911
41912
41913
41914
41915
41916
41917
41918
41919
41920
41921
41922
41923
41924
41925
41926
41927
41928
41929
41930
41931
41932
41933
41934
41935
41936
41937
41938
41939
41940
41941
41942
41943
41944
41945
41946
41947
41948
41949
41950
41951
41952
41953
41954
41955
41956
41957
41958
41959
41960
41961
41962
41963
41964
41965
41966
41967
41968
41969
41970
41971
41972
41973
41974
41975
41976
41977
41978
41979
41980
41981
41982
41983
41984
41985
41986
41987
41988
41989
41990
41991
41992
41993
41994
41995
41996
41997
41998
41999
42000
42001
42002
42003
42004
42005
42006
42007
42008
42009
42010
42011
42012
42013
42014
42015
42016
42017
42018
42019
42020
42021
42022
42023
42024
42025
42026
42027
42028
42029
42030
42031
42032
42033
42034
42035
42036
42037
42038
42039
42040
42041
42042
42043
42044
42045
42046
42047
42048
42049
42050
42051
42052
42053
42054
42055
42056
42057
42058
42059
42060
42061
42062
42063
42064
42065
42066
42067
42068
42069
42070
42071
42072
42073
42074
42075
42076
42077
42078
42079
42080
42081
42082
42083
42084
42085
42086
42087
42088
42089
42090
42091
42092
42093
42094
42095
42096
42097
42098
42099
42100
42101
42102
42103
42104
42105
42106
42107
42108
42109
42110
42111
42112
42113
42114
42115
42116
42117
42118
42119
42120
42121
42122
42123
42124
42125
42126
42127
42128
42129
42130
42131
42132
42133
42134
42135
42136
42137
42138
42139
42140
42141
42142
42143
42144
42145
42146
42147
42148
42149
42150
42151
42152
42153
42154
42155
42156
42157
42158
42159
42160
42161
42162
42163
42164
42165
42166
42167
42168
42169
42170
42171
42172
42173
42174
42175
42176
42177
42178
42179
42180
42181
42182
42183
42184
42185
42186
42187
42188
42189
42190
42191
42192
42193
42194
42195
42196
42197
42198
42199
42200
42201
42202
42203
42204
42205
42206
42207
42208
42209
42210
42211
42212
42213
42214
42215
42216
42217
42218
42219
42220
42221
42222
42223
42224
42225
42226
42227
42228
42229
42230
42231
42232
42233
42234
42235
42236
42237
42238
42239
42240
42241
42242
42243
42244
42245
42246
42247
42248
42249
42250
42251
42252
42253
42254
42255
42256
42257
42258
42259
42260
42261
42262
42263
42264
42265
42266
42267
42268
42269
42270
42271
42272
42273
42274
42275
42276
42277
42278
42279
42280
42281
42282
42283
42284
42285
42286
42287
42288
42289
42290
42291
42292
42293
42294
42295
42296
42297
42298
42299
42300
42301
42302
42303
42304
42305
42306
42307
42308
42309
42310
42311
42312
42313
42314
42315
42316
42317
42318
42319
42320
42321
42322
42323
42324
42325
42326
42327
42328
42329
42330
42331
42332
42333
42334
42335
42336
42337
42338
42339
42340
42341
42342
42343
42344
42345
42346
42347
42348
42349
42350
42351
42352
42353
42354
42355
42356
42357
42358
42359
42360
42361
42362
42363
42364
42365
42366
42367
42368
42369
42370
42371
42372
42373
42374
42375
42376
42377
42378
42379
42380
42381
42382
42383
42384
42385
42386
42387
42388
42389
42390
42391
42392
42393
42394
42395
42396
42397
42398
42399
42400
42401
42402
42403
42404
42405
42406
42407
42408
42409
42410
42411
42412
42413
42414
42415
42416
42417
42418
42419
42420
42421
42422
42423
42424
42425
42426
42427
42428
42429
42430
42431
42432
42433
42434
42435
42436
42437
42438
42439
42440
42441
42442
42443
42444
42445
42446
42447
42448
42449
42450
42451
42452
42453
42454
42455
42456
42457
42458
42459
42460
42461
42462
42463
42464
42465
42466
42467
42468
42469
42470
42471
42472
42473
42474
42475
42476
42477
42478
42479
42480
42481
42482
42483
42484
42485
42486
42487
42488
42489
42490
42491
42492
42493
42494
42495
42496
42497
42498
42499
42500
42501
42502
42503
42504
42505
42506
42507
42508
42509
42510
42511
42512
42513
42514
42515
42516
42517
42518
42519
42520
42521
42522
42523
42524
42525
42526
42527
42528
42529
42530
42531
42532
42533
42534
42535
42536
42537
42538
42539
42540
42541
42542
42543
42544
42545
42546
42547
42548
42549
42550
42551
42552
42553
42554
42555
42556
42557
42558
42559
42560
42561
42562
42563
42564
42565
42566
42567
42568
42569
42570
42571
42572
42573
42574
42575
42576
42577
42578
42579
42580
42581
42582
42583
42584
42585
42586
42587
42588
42589
42590
42591
42592
42593
42594
42595
42596
42597
42598
42599
42600
42601
42602
42603
42604
42605
42606
42607
42608
42609
42610
42611
42612
42613
42614
42615
42616
42617
42618
42619
42620
42621
42622
42623
42624
42625
42626
42627
42628
42629
42630
42631
42632
42633
42634
42635
42636
42637
42638
42639
42640
42641
42642
42643
42644
42645
42646
42647
42648
42649
42650
42651
42652
42653
42654
42655
42656
42657
42658
42659
42660
42661
42662
42663
42664
42665
42666
42667
42668
42669
42670
42671
42672
42673
42674
42675
42676
42677
42678
42679
42680
42681
42682
42683
42684
42685
42686
42687
42688
42689
42690
42691
42692
42693
42694
42695
42696
42697
42698
42699
42700
42701
42702
42703
42704
42705
42706
42707
42708
42709
42710
42711
42712
42713
42714
42715
42716
42717
42718
42719
42720
42721
42722
42723
42724
42725
42726
42727
42728
42729
42730
42731
42732
42733
42734
42735
42736
42737
42738
42739
42740
42741
42742
42743
42744
42745
42746
42747
42748
42749
42750
42751
42752
42753
42754
42755
42756
42757
42758
42759
42760
42761
42762
42763
42764
42765
42766
42767
42768
42769
42770
42771
42772
42773
42774
42775
42776
42777
42778
42779
42780
42781
42782
42783
42784
42785
42786
42787
42788
42789
42790
42791
42792
42793
42794
42795
42796
42797
42798
42799
42800
42801
42802
42803
42804
42805
42806
42807
42808
42809
42810
42811
42812
42813
42814
42815
42816
42817
42818
42819
42820
42821
42822
42823
42824
42825
42826
42827
42828
42829
42830
42831
42832
42833
42834
42835
42836
42837
42838
42839
42840
42841
42842
42843
42844
42845
42846
42847
42848
42849
42850
42851
42852
42853
42854
42855
42856
42857
42858
42859
42860
42861
42862
42863
42864
42865
42866
42867
42868
42869
42870
42871
42872
42873
42874
42875
42876
42877
42878
42879
42880
42881
42882
42883
42884
42885
42886
42887
42888
42889
42890
42891
42892
42893
42894
42895
42896
42897
42898
42899
42900
42901
42902
42903
42904
42905
42906
42907
42908
42909
42910
42911
42912
42913
42914
42915
42916
42917
42918
42919
42920
42921
42922
42923
42924
42925
42926
42927
42928
42929
42930
42931
42932
42933
42934
42935
42936
42937
42938
42939
42940
42941
42942
42943
42944
42945
42946
42947
42948
42949
42950
42951
42952
42953
42954
42955
42956
42957
42958
42959
42960
42961
42962
42963
42964
42965
42966
42967
42968
42969
42970
42971
42972
42973
42974
42975
42976
42977
42978
42979
42980
42981
42982
42983
42984
42985
42986
42987
42988
42989
42990
42991
42992
42993
42994
42995
42996
42997
42998
42999
43000
43001
43002
43003
43004
43005
43006
43007
43008
43009
43010
43011
43012
43013
43014
43015
43016
43017
43018
43019
43020
43021
43022
43023
43024
43025
43026
43027
43028
43029
43030
43031
43032
43033
43034
43035
43036
43037
43038
43039
43040
43041
43042
43043
43044
43045
43046
43047
43048
43049
43050
43051
43052
43053
43054
43055
43056
43057
43058
43059
43060
43061
43062
43063
43064
43065
43066
43067
43068
43069
43070
43071
43072
43073
43074
43075
43076
43077
43078
43079
43080
43081
43082
43083
43084
43085
43086
43087
43088
43089
43090
43091
43092
43093
43094
43095
43096
43097
43098
43099
43100
43101
43102
43103
43104
43105
43106
43107
43108
43109
43110
43111
43112
43113
43114
43115
43116
43117
43118
43119
43120
43121
43122
43123
43124
43125
43126
43127
43128
43129
43130
43131
43132
43133
43134
43135
43136
43137
43138
43139
43140
43141
43142
43143
43144
43145
43146
43147
43148
43149
43150
43151
43152
43153
43154
43155
43156
43157
43158
43159
43160
43161
43162
43163
43164
43165
43166
43167
43168
43169
43170
43171
43172
43173
43174
43175
43176
43177
43178
43179
43180
43181
43182
43183
43184
43185
43186
43187
43188
43189
43190
43191
43192
43193
43194
43195
43196
43197
43198
43199
43200
43201
43202
43203
43204
43205
43206
43207
43208
43209
43210
43211
43212
43213
43214
43215
43216
43217
43218
43219
43220
43221
43222
43223
43224
43225
43226
43227
43228
43229
43230
43231
43232
43233
43234
43235
43236
43237
43238
43239
43240
43241
43242
43243
43244
43245
43246
43247
43248
43249
43250
43251
43252
43253
43254
43255
43256
43257
43258
43259
43260
43261
43262
43263
43264
43265
43266
43267
43268
43269
43270
43271
43272
43273
43274
43275
43276
43277
43278
43279
43280
43281
43282
43283
43284
43285
43286
43287
43288
43289
43290
43291
43292
43293
43294
43295
43296
43297
43298
43299
43300
43301
43302
43303
43304
43305
43306
43307
43308
43309
43310
43311
43312
43313
43314
43315
43316
43317
43318
43319
43320
43321
43322
43323
43324
43325
43326
43327
43328
43329
43330
43331
43332
43333
43334
43335
43336
43337
43338
43339
43340
43341
43342
43343
43344
43345
43346
43347
43348
43349
43350
43351
43352
43353
43354
43355
43356
43357
43358
43359
43360
43361
43362
43363
43364
43365
43366
43367
43368
43369
43370
43371
43372
43373
43374
43375
43376
43377
43378
43379
43380
43381
43382
43383
43384
43385
43386
43387
43388
43389
43390
43391
43392
43393
43394
43395
43396
43397
43398
43399
43400
43401
43402
43403
43404
43405
43406
43407
43408
43409
43410
43411
43412
43413
43414
43415
43416
43417
43418
43419
43420
43421
43422
43423
43424
43425
43426
43427
43428
43429
43430
43431
43432
43433
43434
43435
43436
43437
43438
43439
43440
43441
43442
43443
43444
43445
43446
43447
43448
43449
43450
43451
43452
43453
43454
43455
43456
43457
43458
43459
43460
43461
43462
43463
43464
43465
43466
43467
43468
43469
43470
43471
43472
43473
43474
43475
43476
43477
43478
43479
43480
43481
43482
43483
43484
43485
43486
43487
43488
43489
43490
43491
43492
43493
43494
43495
43496
43497
43498
43499
43500
43501
43502
43503
43504
43505
43506
43507
43508
43509
43510
43511
43512
43513
43514
43515
43516
43517
43518
43519
43520
43521
43522
43523
43524
43525
43526
43527
43528
43529
43530
43531
43532
43533
43534
43535
43536
43537
43538
43539
43540
43541
43542
43543
43544
43545
43546
43547
43548
43549
43550
43551
43552
43553
43554
43555
43556
43557
43558
43559
43560
43561
43562
43563
43564
43565
43566
43567
43568
43569
43570
43571
43572
43573
43574
43575
43576
43577
43578
43579
43580
43581
43582
43583
43584
43585
43586
43587
43588
43589
43590
43591
43592
43593
43594
43595
43596
43597
43598
43599
43600
43601
43602
43603
43604
43605
43606
43607
43608
43609
43610
43611
43612
43613
43614
43615
43616
43617
43618
43619
43620
43621
43622
43623
43624
43625
43626
43627
43628
43629
43630
43631
43632
43633
43634
43635
43636
43637
43638
43639
43640
43641
43642
43643
43644
43645
43646
43647
43648
43649
43650
43651
43652
43653
43654
43655
43656
43657
43658
43659
43660
43661
43662
43663
43664
43665
43666
43667
43668
43669
43670
43671
43672
43673
43674
43675
43676
43677
43678
43679
43680
43681
43682
43683
43684
43685
43686
43687
43688
43689
43690
43691
43692
43693
43694
43695
43696
43697
43698
43699
43700
43701
43702
43703
43704
43705
43706
43707
43708
43709
43710
43711
43712
43713
43714
43715
43716
43717
43718
43719
43720
43721
43722
43723
43724
43725
43726
43727
43728
43729
43730
43731
43732
43733
43734
43735
43736
43737
43738
43739
43740
43741
43742
43743
43744
43745
43746
43747
43748
43749
43750
43751
43752
43753
43754
43755
43756
43757
43758
43759
43760
43761
43762
43763
43764
43765
43766
43767
43768
43769
43770
43771
43772
43773
43774
43775
43776
43777
43778
43779
43780
43781
43782
43783
43784
43785
43786
43787
43788
43789
43790
43791
43792
43793
43794
43795
43796
43797
43798
43799
43800
43801
43802
43803
43804
43805
43806
43807
43808
43809
43810
43811
43812
43813
43814
43815
43816
43817
43818
43819
43820
43821
43822
43823
43824
43825
43826
43827
43828
43829
43830
43831
43832
43833
43834
43835
43836
43837
43838
43839
43840
43841
43842
43843
43844
43845
43846
43847
43848
43849
43850
43851
43852
43853
43854
43855
43856
43857
43858
43859
43860
43861
43862
43863
43864
43865
43866
43867
43868
43869
43870
43871
43872
43873
43874
43875
43876
43877
43878
43879
43880
43881
43882
43883
43884
43885
43886
43887
43888
43889
43890
43891
43892
43893
43894
43895
43896
43897
43898
43899
43900
43901
43902
43903
43904
43905
43906
43907
43908
43909
43910
43911
43912
43913
43914
43915
43916
43917
43918
43919
43920
43921
43922
43923
43924
43925
43926
43927
43928
43929
43930
43931
43932
43933
43934
43935
43936
43937
43938
43939
43940
43941
43942
43943
43944
43945
43946
43947
43948
43949
43950
43951
43952
43953
43954
43955
43956
43957
43958
43959
43960
43961
43962
43963
43964
43965
43966
43967
43968
43969
43970
43971
43972
43973
43974
43975
43976
43977
43978
43979
43980
43981
43982
43983
43984
43985
43986
43987
43988
43989
43990
43991
43992
43993
43994
43995
43996
43997
43998
43999
44000
44001
44002
44003
44004
44005
44006
44007
44008
44009
44010
44011
44012
44013
44014
44015
44016
44017
44018
44019
44020
44021
44022
44023
44024
44025
44026
44027
44028
44029
44030
44031
44032
44033
44034
44035
44036
44037
44038
44039
44040
44041
44042
44043
44044
44045
44046
44047
44048
44049
44050
44051
44052
44053
44054
44055
44056
44057
44058
44059
44060
44061
44062
44063
44064
44065
44066
44067
44068
44069
44070
44071
44072
44073
44074
44075
44076
44077
44078
44079
44080
44081
44082
44083
44084
44085
44086
44087
44088
44089
44090
44091
44092
44093
44094
44095
44096
44097
44098
44099
44100
44101
44102
44103
44104
44105
44106
44107
44108
44109
44110
44111
44112
44113
44114
44115
44116
44117
44118
44119
44120
44121
44122
44123
44124
44125
44126
44127
44128
44129
44130
44131
44132
44133
44134
44135
44136
44137
44138
44139
44140
44141
44142
44143
44144
44145
44146
44147
44148
44149
44150
44151
44152
44153
44154
44155
44156
44157
44158
44159
44160
44161
44162
44163
44164
44165
44166
44167
44168
44169
44170
44171
44172
44173
44174
44175
44176
44177
44178
44179
44180
44181
44182
44183
44184
44185
44186
44187
44188
44189
44190
44191
44192
44193
44194
44195
44196
44197
44198
44199
44200
44201
44202
44203
44204
44205
44206
44207
44208
44209
44210
44211
44212
44213
44214
44215
44216
44217
44218
44219
44220
44221
44222
44223
44224
44225
44226
44227
44228
44229
44230
44231
44232
44233
44234
44235
44236
44237
44238
44239
44240
44241
44242
44243
44244
44245
44246
44247
44248
44249
44250
44251
44252
44253
44254
44255
44256
44257
44258
44259
44260
44261
44262
44263
44264
44265
44266
44267
44268
44269
44270
44271
44272
44273
44274
44275
44276
44277
44278
44279
44280
44281
44282
44283
44284
44285
44286
44287
44288
44289
44290
44291
44292
44293
44294
44295
44296
44297
44298
44299
44300
44301
44302
44303
44304
44305
44306
44307
44308
44309
44310
44311
44312
44313
44314
44315
44316
44317
44318
44319
44320
44321
44322
44323
44324
44325
44326
44327
44328
44329
44330
44331
44332
44333
44334
44335
44336
44337
44338
44339
44340
44341
44342
44343
44344
44345
44346
44347
44348
44349
44350
44351
44352
44353
44354
44355
44356
44357
44358
44359
44360
44361
44362
44363
44364
44365
44366
44367
44368
44369
44370
44371
44372
44373
44374
44375
44376
44377
44378
44379
44380
44381
44382
44383
44384
44385
44386
44387
44388
44389
44390
44391
44392
44393
44394
44395
44396
44397
44398
44399
44400
44401
44402
44403
44404
44405
44406
44407
44408
44409
44410
44411
44412
44413
44414
44415
44416
44417
44418
44419
44420
44421
44422
44423
44424
44425
44426
44427
44428
44429
44430
44431
44432
44433
44434
44435
44436
44437
44438
44439
44440
44441
44442
44443
44444
44445
44446
44447
44448
44449
44450
44451
44452
44453
44454
44455
44456
44457
44458
44459
44460
44461
44462
44463
44464
44465
44466
44467
44468
44469
44470
44471
44472
44473
44474
44475
44476
44477
44478
44479
44480
44481
44482
44483
44484
44485
44486
44487
44488
44489
44490
44491
44492
44493
44494
44495
44496
44497
44498
44499
44500
44501
44502
44503
44504
44505
44506
44507
44508
44509
44510
44511
44512
44513
44514
44515
44516
44517
44518
44519
44520
44521
44522
44523
44524
44525
44526
44527
44528
44529
44530
44531
44532
44533
44534
44535
44536
44537
44538
44539
44540
44541
44542
44543
44544
44545
44546
44547
44548
44549
44550
44551
44552
44553
44554
44555
44556
44557
44558
44559
44560
44561
44562
44563
44564
44565
44566
44567
44568
44569
44570
44571
44572
44573
44574
44575
44576
44577
44578
44579
44580
44581
44582
44583
44584
44585
44586
44587
44588
44589
44590
44591
44592
44593
44594
44595
44596
44597
44598
44599
44600
44601
44602
44603
44604
44605
44606
44607
44608
44609
44610
44611
44612
44613
44614
44615
44616
44617
44618
44619
44620
44621
44622
44623
44624
44625
44626
44627
44628
44629
44630
44631
44632
44633
44634
44635
44636
44637
44638
44639
44640
44641
44642
44643
44644
44645
44646
44647
44648
44649
44650
44651
44652
44653
44654
44655
44656
44657
44658
44659
44660
44661
44662
44663
44664
44665
44666
44667
44668
44669
44670
44671
44672
44673
44674
44675
44676
44677
44678
44679
44680
44681
44682
44683
44684
44685
44686
44687
44688
44689
44690
44691
44692
44693
44694
44695
44696
44697
44698
44699
44700
44701
44702
44703
44704
44705
44706
44707
44708
44709
44710
44711
44712
44713
44714
44715
44716
44717
44718
44719
44720
44721
44722
44723
44724
44725
44726
44727
44728
44729
44730
44731
44732
44733
44734
44735
44736
44737
44738
44739
44740
44741
44742
44743
44744
44745
44746
44747
44748
44749
44750
44751
44752
44753
44754
44755
44756
44757
44758
44759
44760
44761
44762
44763
44764
44765
44766
44767
44768
44769
44770
44771
44772
44773
44774
44775
44776
44777
44778
44779
44780
44781
44782
44783
44784
44785
44786
44787
44788
44789
44790
44791
44792
44793
44794
44795
44796
44797
44798
44799
44800
44801
44802
44803
44804
44805
44806
44807
44808
44809
44810
44811
44812
44813
44814
44815
44816
44817
44818
44819
44820
44821
44822
44823
44824
44825
44826
44827
44828
44829
44830
44831
44832
44833
44834
44835
44836
44837
44838
44839
44840
44841
44842
44843
44844
44845
44846
44847
44848
44849
44850
44851
44852
44853
44854
44855
44856
44857
44858
44859
44860
44861
44862
44863
44864
44865
44866
44867
44868
44869
44870
44871
44872
44873
44874
44875
44876
44877
44878
44879
44880
44881
44882
44883
44884
44885
44886
44887
44888
44889
44890
44891
44892
44893
44894
44895
44896
44897
44898
44899
44900
44901
44902
44903
44904
44905
44906
44907
44908
44909
44910
44911
44912
44913
44914
44915
44916
44917
44918
44919
44920
44921
44922
44923
44924
44925
44926
44927
44928
44929
44930
44931
44932
44933
44934
44935
44936
44937
44938
44939
44940
44941
44942
44943
44944
44945
44946
44947
44948
44949
44950
44951
44952
44953
44954
44955
44956
44957
44958
44959
44960
44961
44962
44963
44964
44965
44966
44967
44968
44969
44970
44971
44972
44973
44974
44975
44976
44977
44978
44979
44980
44981
44982
44983
44984
44985
44986
44987
44988
44989
44990
44991
44992
44993
44994
44995
44996
44997
44998
44999
45000
45001
45002
45003
45004
45005
45006
45007
45008
45009
45010
45011
45012
45013
45014
45015
45016
45017
45018
45019
45020
45021
45022
45023
45024
45025
45026
45027
45028
45029
45030
45031
45032
45033
45034
45035
45036
45037
45038
45039
45040
45041
45042
45043
45044
45045
45046
45047
45048
45049
45050
45051
45052
45053
45054
45055
45056
45057
45058
45059
45060
45061
45062
45063
45064
45065
45066
45067
45068
45069
45070
45071
45072
45073
45074
45075
45076
45077
45078
45079
45080
45081
45082
45083
45084
45085
45086
45087
45088
45089
45090
45091
45092
45093
45094
45095
45096
45097
45098
45099
45100
45101
45102
45103
45104
45105
45106
45107
45108
45109
45110
45111
45112
45113
45114
45115
45116
45117
45118
45119
45120
45121
45122
45123
45124
45125
45126
45127
45128
45129
45130
45131
45132
45133
45134
45135
45136
45137
45138
45139
45140
45141
45142
45143
45144
45145
45146
45147
45148
45149
45150
45151
45152
45153
45154
45155
45156
45157
45158
45159
45160
45161
45162
45163
45164
45165
45166
45167
45168
45169
45170
45171
45172
45173
45174
45175
45176
45177
45178
45179
45180
45181
45182
45183
45184
45185
45186
45187
45188
45189
45190
45191
45192
45193
45194
45195
45196
45197
45198
45199
45200
45201
45202
45203
45204
45205
45206
45207
45208
45209
45210
45211
45212
45213
45214
45215
45216
45217
45218
45219
45220
45221
45222
45223
45224
45225
45226
45227
45228
45229
45230
45231
45232
45233
45234
45235
45236
45237
45238
45239
45240
45241
45242
45243
45244
45245
45246
45247
45248
45249
45250
45251
45252
45253
45254
45255
45256
45257
45258
45259
45260
45261
45262
45263
45264
45265
45266
45267
45268
45269
45270
45271
45272
45273
45274
45275
45276
45277
45278
45279
45280
45281
45282
45283
45284
45285
45286
45287
45288
45289
45290
45291
45292
45293
45294
45295
45296
45297
45298
45299
45300
45301
45302
45303
45304
45305
45306
45307
45308
45309
45310
45311
45312
45313
45314
45315
45316
45317
45318
45319
45320
45321
45322
45323
45324
45325
45326
45327
45328
45329
45330
45331
45332
45333
45334
45335
45336
45337
45338
45339
45340
45341
45342
45343
45344
45345
45346
45347
45348
45349
45350
45351
45352
45353
45354
45355
45356
45357
45358
45359
45360
45361
45362
45363
45364
45365
45366
45367
45368
45369
45370
45371
45372
45373
45374
45375
45376
45377
45378
45379
45380
45381
45382
45383
45384
45385
45386
45387
45388
45389
45390
45391
45392
45393
45394
45395
45396
45397
45398
45399
45400
45401
45402
45403
45404
45405
45406
45407
45408
45409
45410
45411
45412
45413
45414
45415
45416
45417
45418
45419
45420
45421
45422
45423
45424
45425
45426
45427
45428
45429
45430
45431
45432
45433
45434
45435
45436
45437
45438
45439
45440
45441
45442
45443
45444
45445
45446
45447
45448
45449
45450
45451
45452
45453
45454
45455
45456
45457
45458
45459
45460
45461
45462
45463
45464
45465
45466
45467
45468
45469
45470
45471
45472
45473
45474
45475
45476
45477
45478
45479
45480
45481
45482
45483
45484
45485
45486
45487
45488
45489
45490
45491
45492
45493
45494
45495
45496
45497
45498
45499
45500
45501
45502
45503
45504
45505
45506
45507
45508
45509
45510
45511
45512
45513
45514
45515
45516
45517
45518
45519
45520
45521
45522
45523
45524
45525
45526
45527
45528
45529
45530
45531
45532
45533
45534
45535
45536
45537
45538
45539
45540
45541
45542
45543
45544
45545
45546
45547
45548
45549
45550
45551
45552
45553
45554
45555
45556
45557
45558
45559
45560
45561
45562
45563
45564
45565
45566
45567
45568
45569
45570
45571
45572
45573
45574
45575
45576
45577
45578
45579
45580
45581
45582
45583
45584
45585
45586
45587
45588
45589
45590
45591
45592
45593
45594
45595
45596
45597
45598
45599
45600
45601
45602
45603
45604
45605
45606
45607
45608
45609
45610
45611
45612
45613
45614
45615
45616
45617
45618
45619
45620
45621
45622
45623
45624
45625
45626
45627
45628
45629
45630
45631
45632
45633
45634
45635
45636
45637
45638
45639
45640
45641
45642
45643
45644
45645
45646
45647
45648
45649
45650
45651
45652
45653
45654
45655
45656
45657
45658
45659
45660
45661
45662
45663
45664
45665
45666
45667
45668
45669
45670
45671
45672
45673
45674
45675
45676
45677
45678
45679
45680
45681
45682
45683
45684
45685
45686
45687
45688
45689
45690
45691
45692
45693
45694
45695
45696
45697
45698
45699
45700
45701
45702
45703
45704
45705
45706
45707
45708
45709
45710
45711
45712
45713
45714
45715
45716
45717
45718
45719
45720
45721
45722
45723
45724
45725
45726
45727
45728
45729
45730
45731
45732
45733
45734
45735
45736
45737
45738
45739
45740
45741
45742
45743
45744
45745
45746
45747
45748
45749
45750
45751
45752
45753
45754
45755
45756
45757
45758
45759
45760
45761
45762
45763
45764
45765
45766
45767
45768
45769
45770
45771
45772
45773
45774
45775
45776
45777
45778
45779
45780
45781
45782
45783
45784
45785
45786
45787
45788
45789
45790
45791
45792
45793
45794
45795
45796
45797
45798
45799
45800
45801
45802
45803
45804
45805
45806
45807
45808
45809
45810
45811
45812
45813
45814
45815
45816
45817
45818
45819
45820
45821
45822
45823
45824
45825
45826
45827
45828
45829
45830
45831
45832
45833
45834
45835
45836
45837
45838
45839
45840
45841
45842
45843
45844
45845
45846
45847
45848
45849
45850
45851
45852
45853
45854
45855
45856
45857
45858
45859
45860
45861
45862
45863
45864
45865
45866
45867
45868
45869
45870
45871
45872
45873
45874
45875
45876
45877
45878
45879
45880
45881
45882
45883
45884
45885
45886
45887
45888
45889
45890
45891
45892
45893
45894
45895
45896
45897
45898
45899
45900
45901
45902
45903
45904
45905
45906
45907
45908
45909
45910
45911
45912
45913
45914
45915
45916
45917
45918
45919
45920
45921
45922
45923
45924
45925
45926
45927
45928
45929
45930
45931
45932
45933
45934
45935
45936
45937
45938
45939
45940
45941
45942
45943
45944
45945
45946
45947
45948
45949
45950
45951
45952
45953
45954
45955
45956
45957
45958
45959
45960
45961
45962
45963
45964
45965
45966
45967
45968
45969
45970
45971
45972
45973
45974
45975
45976
45977
45978
45979
45980
45981
45982
45983
45984
45985
45986
45987
45988
45989
45990
45991
45992
45993
45994
45995
45996
45997
45998
45999
46000
46001
46002
46003
46004
46005
46006
46007
46008
46009
46010
46011
46012
46013
46014
46015
46016
46017
46018
46019
46020
46021
46022
46023
46024
46025
46026
46027
46028
46029
46030
46031
46032
46033
46034
46035
46036
46037
46038
46039
46040
46041
46042
46043
46044
46045
46046
46047
46048
46049
46050
46051
46052
46053
46054
46055
46056
46057
46058
46059
46060
46061
46062
46063
46064
46065
46066
46067
46068
46069
46070
46071
46072
46073
46074
46075
46076
46077
46078
46079
46080
46081
46082
46083
46084
46085
46086
46087
46088
46089
46090
46091
46092
46093
46094
46095
46096
46097
46098
46099
46100
46101
46102
46103
46104
46105
46106
46107
46108
46109
46110
46111
46112
46113
46114
46115
46116
46117
46118
46119
46120
46121
46122
46123
46124
46125
46126
46127
46128
46129
46130
46131
46132
46133
46134
46135
46136
46137
46138
46139
46140
46141
46142
46143
46144
46145
46146
46147
46148
46149
46150
46151
46152
46153
46154
46155
46156
46157
46158
46159
46160
46161
46162
46163
46164
46165
46166
46167
46168
46169
46170
46171
46172
46173
46174
46175
46176
46177
46178
46179
46180
46181
46182
46183
46184
46185
46186
46187
46188
46189
46190
46191
46192
46193
46194
46195
46196
46197
46198
46199
46200
46201
46202
46203
46204
46205
46206
46207
46208
46209
46210
46211
46212
46213
46214
46215
46216
46217
46218
46219
46220
46221
46222
46223
46224
46225
46226
46227
46228
46229
46230
46231
46232
46233
46234
46235
46236
46237
46238
46239
46240
46241
46242
46243
46244
46245
46246
46247
46248
46249
46250
46251
46252
46253
46254
46255
46256
46257
46258
46259
46260
46261
46262
46263
46264
46265
46266
46267
46268
46269
46270
46271
46272
46273
46274
46275
46276
46277
46278
46279
46280
46281
46282
46283
46284
46285
46286
46287
46288
46289
46290
46291
46292
46293
46294
46295
46296
46297
46298
46299
46300
46301
46302
46303
46304
46305
46306
46307
46308
46309
46310
46311
46312
46313
46314
46315
46316
46317
46318
46319
46320
46321
46322
46323
46324
46325
46326
46327
46328
46329
46330
46331
46332
46333
46334
46335
46336
46337
46338
46339
46340
46341
46342
46343
46344
46345
46346
46347
46348
46349
46350
46351
46352
46353
46354
46355
46356
46357
46358
46359
46360
46361
46362
46363
46364
46365
46366
46367
46368
46369
46370
46371
46372
46373
46374
46375
46376
46377
46378
46379
46380
46381
46382
46383
46384
46385
46386
46387
46388
46389
46390
46391
46392
46393
46394
46395
46396
46397
46398
46399
46400
46401
46402
46403
46404
46405
46406
46407
46408
46409
46410
46411
46412
46413
46414
46415
46416
46417
46418
46419
46420
46421
46422
46423
46424
46425
46426
46427
46428
46429
46430
46431
46432
46433
46434
46435
46436
46437
46438
46439
46440
46441
46442
46443
46444
46445
46446
46447
46448
46449
46450
46451
46452
46453
46454
46455
46456
46457
46458
46459
46460
46461
46462
46463
46464
46465
46466
46467
46468
46469
46470
46471
46472
46473
46474
46475
46476
46477
46478
46479
46480
46481
46482
46483
46484
46485
46486
46487
46488
46489
46490
46491
46492
46493
46494
46495
46496
46497
46498
46499
46500
46501
46502
46503
46504
46505
46506
46507
46508
46509
46510
46511
46512
46513
46514
46515
46516
46517
46518
46519
46520
46521
46522
46523
46524
46525
46526
46527
46528
46529
46530
46531
46532
46533
46534
46535
46536
46537
46538
46539
46540
46541
46542
46543
46544
46545
46546
46547
46548
46549
46550
46551
46552
46553
46554
46555
46556
46557
46558
46559
46560
46561
46562
46563
46564
46565
46566
46567
46568
46569
46570
46571
46572
46573
46574
46575
46576
46577
46578
46579
46580
46581
46582
46583
46584
46585
46586
46587
46588
46589
46590
46591
46592
46593
46594
46595
46596
46597
46598
46599
46600
46601
46602
46603
46604
46605
46606
46607
46608
46609
46610
46611
46612
46613
46614
46615
46616
46617
46618
46619
46620
46621
46622
46623
46624
46625
46626
46627
46628
46629
46630
46631
46632
46633
46634
46635
46636
46637
46638
46639
46640
46641
46642
46643
46644
46645
46646
46647
46648
46649
46650
46651
46652
46653
46654
46655
46656
46657
46658
46659
46660
46661
46662
46663
46664
46665
46666
46667
46668
46669
46670
46671
46672
46673
46674
46675
46676
46677
46678
46679
46680
46681
46682
46683
46684
46685
46686
46687
46688
46689
46690
46691
46692
46693
46694
46695
46696
46697
46698
46699
46700
46701
46702
46703
46704
46705
46706
46707
46708
46709
46710
46711
46712
46713
46714
46715
46716
46717
46718
46719
46720
46721
46722
46723
46724
46725
46726
46727
46728
46729
46730
46731
46732
46733
46734
46735
46736
46737
46738
46739
46740
46741
46742
46743
46744
46745
46746
46747
46748
46749
46750
46751
46752
46753
46754
46755
46756
46757
46758
46759
46760
46761
46762
46763
46764
46765
46766
46767
46768
46769
46770
46771
46772
46773
46774
46775
46776
46777
46778
46779
46780
46781
46782
46783
46784
46785
46786
46787
46788
46789
46790
46791
46792
46793
46794
46795
46796
46797
46798
46799
46800
46801
46802
46803
46804
46805
46806
46807
46808
46809
46810
46811
46812
46813
46814
46815
46816
46817
46818
46819
46820
46821
46822
46823
46824
46825
46826
46827
46828
46829
46830
46831
46832
46833
46834
46835
46836
46837
46838
46839
46840
46841
46842
46843
46844
46845
46846
46847
46848
46849
46850
46851
46852
46853
46854
46855
46856
46857
46858
46859
46860
46861
46862
46863
46864
46865
46866
46867
46868
46869
46870
46871
46872
46873
46874
46875
46876
46877
46878
46879
46880
46881
46882
46883
46884
46885
46886
46887
46888
46889
46890
46891
46892
46893
46894
46895
46896
46897
46898
46899
46900
46901
46902
46903
46904
46905
46906
46907
46908
46909
46910
46911
46912
46913
46914
46915
46916
46917
46918
46919
46920
46921
46922
46923
46924
46925
46926
46927
46928
46929
46930
46931
46932
46933
46934
46935
46936
46937
46938
46939
46940
46941
46942
46943
46944
46945
46946
46947
46948
46949
46950
46951
46952
46953
46954
46955
46956
46957
46958
46959
46960
46961
46962
46963
46964
46965
46966
46967
46968
46969
46970
46971
46972
46973
46974
46975
46976
46977
46978
46979
46980
46981
46982
46983
46984
46985
46986
46987
46988
46989
46990
46991
46992
46993
46994
46995
46996
46997
46998
46999
47000
47001
47002
47003
47004
47005
47006
47007
47008
47009
47010
47011
47012
47013
47014
47015
47016
47017
47018
47019
47020
47021
47022
47023
47024
47025
47026
47027
47028
47029
47030
47031
47032
47033
47034
47035
47036
47037
47038
47039
47040
47041
47042
47043
47044
47045
47046
47047
47048
47049
47050
47051
47052
47053
47054
47055
47056
47057
47058
47059
47060
47061
47062
47063
47064
47065
47066
47067
47068
47069
47070
47071
47072
47073
47074
47075
47076
47077
47078
47079
47080
47081
47082
47083
47084
47085
47086
47087
47088
47089
47090
47091
47092
47093
47094
47095
47096
47097
47098
47099
47100
47101
47102
47103
47104
47105
47106
47107
47108
47109
47110
47111
47112
47113
47114
47115
47116
47117
47118
47119
47120
47121
47122
47123
47124
47125
47126
47127
47128
47129
47130
47131
47132
47133
47134
47135
47136
47137
47138
47139
47140
47141
47142
47143
47144
47145
47146
47147
47148
47149
47150
47151
47152
47153
47154
47155
47156
47157
47158
47159
47160
47161
47162
47163
47164
47165
47166
47167
47168
47169
47170
47171
47172
47173
47174
47175
47176
47177
47178
47179
47180
47181
47182
47183
47184
47185
47186
47187
47188
47189
47190
47191
47192
47193
47194
47195
47196
47197
47198
47199
47200
47201
47202
47203
47204
47205
47206
47207
47208
47209
47210
47211
47212
47213
47214
47215
47216
47217
47218
47219
47220
47221
47222
47223
47224
47225
47226
47227
47228
47229
47230
47231
47232
47233
47234
47235
47236
47237
47238
47239
47240
47241
47242
47243
47244
47245
47246
47247
47248
47249
47250
47251
47252
47253
47254
47255
47256
47257
47258
47259
47260
47261
47262
47263
47264
47265
47266
47267
47268
47269
47270
47271
47272
47273
47274
47275
47276
47277
47278
47279
47280
47281
47282
47283
47284
47285
47286
47287
47288
47289
47290
47291
47292
47293
47294
47295
47296
47297
47298
47299
47300
47301
47302
47303
47304
47305
47306
47307
47308
47309
47310
47311
47312
47313
47314
47315
47316
47317
47318
47319
47320
47321
47322
47323
47324
47325
47326
47327
47328
47329
47330
47331
47332
47333
47334
47335
47336
47337
47338
47339
47340
47341
47342
47343
47344
47345
47346
47347
47348
47349
47350
47351
47352
47353
47354
47355
47356
47357
47358
47359
47360
47361
47362
47363
47364
47365
47366
47367
47368
47369
47370
47371
47372
47373
47374
47375
47376
47377
47378
47379
47380
47381
47382
47383
47384
47385
47386
47387
47388
47389
47390
47391
47392
47393
47394
47395
47396
47397
47398
47399
47400
47401
47402
47403
47404
47405
47406
47407
47408
47409
47410
47411
47412
47413
47414
47415
47416
47417
47418
47419
47420
47421
47422
47423
47424
47425
47426
47427
47428
47429
47430
47431
47432
47433
47434
47435
47436
47437
47438
47439
47440
47441
47442
47443
47444
47445
47446
47447
47448
47449
47450
47451
47452
47453
47454
47455
47456
47457
47458
47459
47460
47461
47462
47463
47464
47465
47466
47467
47468
47469
47470
47471
47472
47473
47474
47475
47476
47477
47478
47479
47480
47481
47482
47483
47484
47485
47486
47487
47488
47489
47490
47491
47492
47493
47494
47495
47496
47497
47498
47499
47500
47501
47502
47503
47504
47505
47506
47507
47508
47509
47510
47511
47512
47513
47514
47515
47516
47517
47518
47519
47520
47521
47522
47523
47524
47525
47526
47527
47528
47529
47530
47531
47532
47533
47534
47535
47536
47537
47538
47539
47540
47541
47542
47543
47544
47545
47546
47547
47548
47549
47550
47551
47552
47553
47554
47555
47556
47557
47558
47559
47560
47561
47562
47563
47564
47565
47566
47567
47568
47569
47570
47571
47572
47573
47574
47575
47576
47577
47578
47579
47580
47581
47582
47583
47584
47585
47586
47587
47588
47589
47590
47591
47592
47593
47594
47595
47596
47597
47598
47599
47600
47601
47602
47603
47604
47605
47606
47607
47608
47609
47610
47611
47612
47613
47614
47615
47616
47617
47618
47619
47620
47621
47622
47623
47624
47625
47626
47627
47628
47629
47630
47631
47632
47633
47634
47635
47636
47637
47638
47639
47640
47641
47642
47643
47644
47645
47646
47647
47648
47649
47650
47651
47652
47653
47654
47655
47656
47657
47658
47659
47660
47661
47662
47663
47664
47665
47666
47667
47668
47669
47670
47671
47672
47673
47674
47675
47676
47677
47678
47679
47680
47681
47682
47683
47684
47685
47686
47687
47688
47689
47690
47691
47692
47693
47694
47695
47696
47697
47698
47699
47700
47701
47702
47703
47704
47705
47706
47707
47708
47709
47710
47711
47712
47713
47714
47715
47716
47717
47718
47719
47720
47721
47722
47723
47724
47725
47726
47727
47728
47729
47730
47731
47732
47733
47734
47735
47736
47737
47738
47739
47740
47741
47742
47743
47744
47745
47746
47747
47748
47749
47750
47751
47752
47753
47754
47755
47756
47757
47758
47759
47760
47761
47762
47763
47764
47765
47766
47767
47768
47769
47770
47771
47772
47773
47774
47775
47776
47777
47778
47779
47780
47781
47782
47783
47784
47785
47786
47787
47788
47789
47790
47791
47792
47793
47794
47795
47796
47797
47798
47799
47800
47801
47802
47803
47804
47805
47806
47807
47808
47809
47810
47811
47812
47813
47814
47815
47816
47817
47818
47819
47820
47821
47822
47823
47824
47825
47826
47827
47828
47829
47830
47831
47832
47833
47834
47835
47836
47837
47838
47839
47840
47841
47842
47843
47844
47845
47846
47847
47848
47849
47850
47851
47852
47853
47854
47855
47856
47857
47858
47859
47860
47861
47862
47863
47864
47865
47866
47867
47868
47869
47870
47871
47872
47873
47874
47875
47876
47877
47878
47879
47880
47881
47882
47883
47884
47885
47886
47887
47888
47889
47890
47891
47892
47893
47894
47895
47896
47897
47898
47899
47900
47901
47902
47903
47904
47905
47906
47907
47908
47909
47910
47911
47912
47913
47914
47915
47916
47917
47918
47919
47920
47921
47922
47923
47924
47925
47926
47927
47928
47929
47930
47931
47932
47933
47934
47935
47936
47937
47938
47939
47940
47941
47942
47943
47944
47945
47946
47947
47948
47949
47950
47951
47952
47953
47954
47955
47956
47957
47958
47959
47960
47961
47962
47963
47964
47965
47966
47967
47968
47969
47970
47971
47972
47973
47974
47975
47976
47977
47978
47979
47980
47981
47982
47983
47984
47985
47986
47987
47988
47989
47990
47991
47992
47993
47994
47995
47996
47997
47998
47999
48000
48001
48002
48003
48004
48005
48006
48007
48008
48009
48010
48011
48012
48013
48014
48015
48016
48017
48018
48019
48020
48021
48022
48023
48024
48025
48026
48027
48028
48029
48030
48031
48032
48033
48034
48035
48036
48037
48038
48039
48040
48041
48042
48043
48044
48045
48046
48047
48048
48049
48050
48051
48052
48053
48054
48055
48056
48057
48058
48059
48060
48061
48062
48063
48064
48065
48066
48067
48068
48069
48070
48071
48072
48073
48074
48075
48076
48077
48078
48079
48080
48081
48082
48083
48084
48085
48086
48087
48088
48089
48090
48091
48092
48093
48094
48095
48096
48097
48098
48099
48100
48101
48102
48103
48104
48105
48106
48107
48108
48109
48110
48111
48112
48113
48114
48115
48116
48117
48118
48119
48120
48121
48122
48123
48124
48125
48126
48127
48128
48129
48130
48131
48132
48133
48134
48135
48136
48137
48138
48139
48140
48141
48142
48143
48144
48145
48146
48147
48148
48149
48150
48151
48152
48153
48154
48155
48156
48157
48158
48159
48160
48161
48162
48163
48164
48165
48166
48167
48168
48169
48170
48171
48172
48173
48174
48175
48176
48177
48178
48179
48180
48181
48182
48183
48184
48185
48186
48187
48188
48189
48190
48191
48192
48193
48194
48195
48196
48197
48198
48199
48200
48201
48202
48203
48204
48205
48206
48207
48208
48209
48210
48211
48212
48213
48214
48215
48216
48217
48218
48219
48220
48221
48222
48223
48224
48225
48226
48227
48228
48229
48230
48231
48232
48233
48234
48235
48236
48237
48238
48239
48240
48241
48242
48243
48244
48245
48246
48247
48248
48249
48250
48251
48252
48253
48254
48255
48256
48257
48258
48259
48260
48261
48262
48263
48264
48265
48266
48267
48268
48269
48270
48271
48272
48273
48274
48275
48276
48277
48278
48279
48280
48281
48282
48283
48284
48285
48286
48287
48288
48289
48290
48291
48292
48293
48294
48295
48296
48297
48298
48299
48300
48301
48302
48303
48304
48305
48306
48307
48308
48309
48310
48311
48312
48313
48314
48315
48316
48317
48318
48319
48320
48321
48322
48323
48324
48325
48326
48327
48328
48329
48330
48331
48332
48333
48334
48335
48336
48337
48338
48339
48340
48341
48342
48343
48344
48345
48346
48347
48348
48349
48350
48351
48352
48353
48354
48355
48356
48357
48358
48359
48360
48361
48362
48363
48364
48365
48366
48367
48368
48369
48370
48371
48372
48373
48374
48375
48376
48377
48378
48379
48380
48381
48382
48383
48384
48385
48386
48387
48388
48389
48390
48391
48392
48393
48394
48395
48396
48397
48398
48399
48400
48401
48402
48403
48404
48405
48406
48407
48408
48409
48410
48411
48412
48413
48414
48415
48416
48417
48418
48419
48420
48421
48422
48423
48424
48425
48426
48427
48428
48429
48430
48431
48432
48433
48434
48435
48436
48437
48438
48439
48440
48441
48442
48443
48444
48445
48446
48447
48448
48449
48450
48451
48452
48453
48454
48455
48456
48457
48458
48459
48460
48461
48462
48463
48464
48465
48466
48467
48468
48469
48470
48471
48472
48473
48474
48475
48476
48477
48478
48479
48480
48481
48482
48483
48484
48485
48486
48487
48488
48489
48490
48491
48492
48493
48494
48495
48496
48497
48498
48499
48500
48501
48502
48503
48504
48505
48506
48507
48508
48509
48510
48511
48512
48513
48514
48515
48516
48517
48518
48519
48520
48521
48522
48523
48524
48525
48526
48527
48528
48529
48530
48531
48532
48533
48534
48535
48536
48537
48538
48539
48540
48541
48542
48543
48544
48545
48546
48547
48548
48549
48550
48551
48552
48553
48554
48555
48556
48557
48558
48559
48560
48561
48562
48563
48564
48565
48566
48567
48568
48569
48570
48571
48572
48573
48574
48575
48576
48577
48578
48579
48580
48581
48582
48583
48584
48585
48586
48587
48588
48589
48590
48591
48592
48593
48594
48595
48596
48597
48598
48599
48600
48601
48602
48603
48604
48605
48606
48607
48608
48609
48610
48611
48612
48613
48614
48615
48616
48617
48618
48619
48620
48621
48622
48623
48624
48625
48626
48627
48628
48629
48630
48631
48632
48633
48634
48635
48636
48637
48638
48639
48640
48641
48642
48643
48644
48645
48646
48647
48648
48649
48650
48651
48652
48653
48654
48655
48656
48657
48658
48659
48660
48661
48662
48663
48664
48665
48666
48667
48668
48669
48670
48671
48672
48673
48674
48675
48676
48677
48678
48679
48680
48681
48682
48683
48684
48685
48686
48687
48688
48689
48690
48691
48692
48693
48694
48695
48696
48697
48698
48699
48700
48701
48702
48703
48704
48705
48706
48707
48708
48709
48710
48711
48712
48713
48714
48715
48716
48717
48718
48719
48720
48721
48722
48723
48724
48725
48726
48727
48728
48729
48730
48731
48732
48733
48734
48735
48736
48737
48738
48739
48740
48741
48742
48743
48744
48745
48746
48747
48748
48749
48750
48751
48752
48753
48754
48755
48756
48757
48758
48759
48760
48761
48762
48763
48764
48765
48766
48767
48768
48769
48770
48771
48772
48773
48774
48775
48776
48777
48778
48779
48780
48781
48782
48783
48784
48785
48786
48787
48788
48789
48790
48791
48792
48793
48794
48795
48796
48797
48798
48799
48800
48801
48802
48803
48804
48805
48806
48807
48808
48809
48810
48811
48812
48813
48814
48815
48816
48817
48818
48819
48820
48821
48822
48823
48824
48825
48826
48827
48828
48829
48830
48831
48832
48833
48834
48835
48836
48837
48838
48839
48840
48841
48842
48843
48844
48845
48846
48847
48848
48849
48850
48851
48852
48853
48854
48855
48856
48857
48858
48859
48860
48861
48862
48863
48864
48865
48866
48867
48868
48869
48870
48871
48872
48873
48874
48875
48876
48877
48878
48879
48880
48881
48882
48883
48884
48885
48886
48887
48888
48889
48890
48891
48892
48893
48894
48895
48896
48897
48898
48899
48900
48901
48902
48903
48904
48905
48906
48907
48908
48909
48910
48911
48912
48913
48914
48915
48916
48917
48918
48919
48920
48921
48922
48923
48924
48925
48926
48927
48928
48929
48930
48931
48932
48933
48934
48935
48936
48937
48938
48939
48940
48941
48942
48943
48944
48945
48946
48947
48948
48949
48950
48951
48952
48953
48954
48955
48956
48957
48958
48959
48960
48961
48962
48963
48964
48965
48966
48967
48968
48969
48970
48971
48972
48973
48974
48975
48976
48977
48978
48979
48980
48981
48982
48983
48984
48985
48986
48987
48988
48989
48990
48991
48992
48993
48994
48995
48996
48997
48998
48999
49000
49001
49002
49003
49004
49005
49006
49007
49008
49009
49010
49011
49012
49013
49014
49015
49016
49017
49018
49019
49020
49021
49022
49023
49024
49025
49026
49027
49028
49029
49030
49031
49032
49033
49034
49035
49036
49037
49038
49039
49040
49041
49042
49043
49044
49045
49046
49047
49048
49049
49050
49051
49052
49053
49054
49055
49056
49057
49058
49059
49060
49061
49062
49063
49064
49065
49066
49067
49068
49069
49070
49071
49072
49073
49074
49075
49076
49077
49078
49079
49080
49081
49082
49083
49084
49085
49086
49087
49088
49089
49090
49091
49092
49093
49094
49095
49096
49097
49098
49099
49100
49101
49102
49103
49104
49105
49106
49107
49108
49109
49110
49111
49112
49113
49114
49115
49116
49117
49118
49119
49120
49121
49122
49123
49124
49125
49126
49127
49128
49129
49130
49131
49132
49133
49134
49135
49136
49137
49138
49139
49140
49141
49142
49143
49144
49145
49146
49147
49148
49149
49150
49151
49152
49153
49154
49155
49156
49157
49158
49159
49160
49161
49162
49163
49164
49165
49166
49167
49168
49169
49170
49171
49172
49173
49174
49175
49176
49177
49178
49179
49180
49181
49182
49183
49184
49185
49186
49187
49188
49189
49190
49191
49192
49193
49194
49195
49196
49197
49198
49199
49200
49201
49202
49203
49204
49205
49206
49207
49208
49209
49210
49211
49212
49213
49214
49215
49216
49217
49218
49219
49220
49221
49222
49223
49224
49225
49226
49227
49228
49229
49230
49231
49232
49233
49234
49235
49236
49237
49238
49239
49240
49241
49242
49243
49244
49245
49246
49247
49248
49249
49250
49251
49252
49253
49254
49255
49256
49257
49258
49259
49260
49261
49262
49263
49264
49265
49266
49267
49268
49269
49270
49271
49272
49273
49274
49275
49276
49277
49278
49279
49280
49281
49282
49283
49284
49285
49286
49287
49288
49289
49290
49291
49292
49293
49294
49295
49296
49297
49298
49299
49300
49301
49302
49303
49304
49305
49306
49307
49308
49309
49310
49311
49312
49313
49314
49315
49316
49317
49318
49319
49320
49321
49322
49323
49324
49325
49326
49327
49328
49329
49330
49331
49332
49333
49334
49335
49336
49337
49338
49339
49340
49341
49342
49343
49344
49345
49346
49347
49348
49349
49350
49351
49352
49353
49354
49355
49356
49357
49358
49359
49360
49361
49362
49363
49364
49365
49366
49367
49368
49369
49370
49371
49372
49373
49374
49375
49376
49377
49378
49379
49380
49381
49382
49383
49384
49385
49386
49387
49388
49389
49390
49391
49392
49393
49394
49395
49396
49397
49398
49399
49400
49401
49402
49403
49404
49405
49406
49407
49408
49409
49410
49411
49412
49413
49414
49415
49416
49417
49418
49419
49420
49421
49422
49423
49424
49425
49426
49427
49428
49429
49430
49431
49432
49433
49434
49435
49436
49437
49438
49439
49440
49441
49442
49443
49444
49445
49446
49447
49448
49449
49450
49451
49452
49453
49454
49455
49456
49457
49458
49459
49460
49461
49462
49463
49464
49465
49466
49467
49468
49469
49470
49471
49472
49473
49474
49475
49476
49477
49478
49479
49480
49481
49482
49483
49484
49485
49486
49487
49488
49489
49490
49491
49492
49493
49494
49495
49496
49497
49498
49499
49500
49501
49502
49503
49504
49505
49506
49507
49508
49509
49510
49511
49512
49513
49514
49515
49516
49517
49518
49519
49520
49521
49522
49523
49524
49525
49526
49527
49528
49529
49530
49531
49532
49533
49534
49535
49536
49537
49538
49539
49540
49541
49542
49543
49544
49545
49546
49547
49548
49549
49550
49551
49552
49553
49554
49555
49556
49557
49558
49559
49560
49561
49562
49563
49564
49565
49566
49567
49568
49569
49570
49571
49572
49573
49574
49575
49576
49577
49578
49579
49580
49581
49582
49583
49584
49585
49586
49587
49588
49589
49590
49591
49592
49593
49594
49595
49596
49597
49598
49599
49600
49601
49602
49603
49604
49605
49606
49607
49608
49609
49610
49611
49612
49613
49614
49615
49616
49617
49618
49619
49620
49621
49622
49623
49624
49625
49626
49627
49628
49629
49630
49631
49632
49633
49634
49635
49636
49637
49638
49639
49640
49641
49642
49643
49644
49645
49646
49647
49648
49649
49650
49651
49652
49653
49654
49655
49656
49657
49658
49659
49660
49661
49662
49663
49664
49665
49666
49667
49668
49669
49670
49671
49672
49673
49674
49675
49676
49677
49678
49679
49680
49681
49682
49683
49684
49685
49686
49687
49688
49689
49690
49691
49692
49693
49694
49695
49696
49697
49698
49699
49700
49701
49702
49703
49704
49705
49706
49707
49708
49709
49710
49711
49712
49713
49714
49715
49716
49717
49718
49719
49720
49721
49722
49723
49724
49725
49726
49727
49728
49729
49730
49731
49732
49733
49734
49735
49736
49737
49738
49739
49740
49741
49742
49743
49744
49745
49746
49747
49748
49749
49750
49751
49752
49753
49754
49755
49756
49757
49758
49759
49760
49761
49762
49763
49764
49765
49766
49767
49768
49769
49770
49771
49772
49773
49774
49775
49776
49777
49778
49779
49780
49781
49782
49783
49784
49785
49786
49787
49788
49789
49790
49791
49792
49793
49794
49795
49796
49797
49798
49799
49800
49801
49802
49803
49804
49805
49806
49807
49808
49809
49810
49811
49812
49813
49814
49815
49816
49817
49818
49819
49820
49821
49822
49823
49824
49825
49826
49827
49828
49829
49830
49831
49832
49833
49834
49835
49836
49837
49838
49839
49840
49841
49842
49843
49844
49845
49846
49847
49848
49849
49850
49851
49852
49853
49854
49855
49856
49857
49858
49859
49860
49861
49862
49863
49864
49865
49866
49867
49868
49869
49870
49871
49872
49873
49874
49875
49876
49877
49878
49879
49880
49881
49882
49883
49884
49885
49886
49887
49888
49889
49890
49891
49892
49893
49894
49895
49896
49897
49898
49899
49900
49901
49902
49903
49904
49905
49906
49907
49908
49909
49910
49911
49912
49913
49914
49915
49916
49917
49918
49919
49920
49921
49922
49923
49924
49925
49926
49927
49928
49929
49930
49931
49932
49933
49934
49935
49936
49937
49938
49939
49940
49941
49942
49943
49944
49945
49946
49947
49948
49949
49950
49951
49952
49953
49954
49955
49956
49957
49958
49959
49960
49961
49962
49963
49964
49965
49966
49967
49968
49969
49970
49971
49972
49973
49974
49975
49976
49977
49978
49979
49980
49981
49982
49983
49984
49985
49986
49987
49988
49989
49990
49991
49992
49993
49994
49995
49996
49997
49998
49999
50000
50001
50002
50003
50004
50005
50006
50007
50008
50009
50010
50011
50012
50013
50014
50015
50016
50017
50018
50019
50020
50021
50022
50023
50024
50025
50026
50027
50028
50029
50030
50031
50032
50033
50034
50035
50036
50037
50038
50039
50040
50041
50042
50043
50044
50045
50046
50047
50048
50049
50050
50051
50052
50053
50054
50055
50056
50057
50058
50059
50060
50061
50062
50063
50064
50065
50066
50067
50068
50069
50070
50071
50072
50073
50074
50075
50076
50077
50078
50079
50080
50081
50082
50083
50084
50085
50086
50087
50088
50089
50090
50091
50092
50093
50094
50095
50096
50097
50098
50099
50100
50101
50102
50103
50104
50105
50106
50107
50108
50109
50110
50111
50112
50113
50114
50115
50116
50117
50118
50119
50120
50121
50122
50123
50124
50125
50126
50127
50128
50129
50130
50131
50132
50133
50134
50135
50136
50137
50138
50139
50140
50141
50142
50143
50144
50145
50146
50147
50148
50149
50150
50151
50152
50153
50154
50155
50156
50157
50158
50159
50160
50161
50162
50163
50164
50165
50166
50167
50168
50169
50170
50171
50172
50173
50174
50175
50176
50177
50178
50179
50180
50181
50182
50183
50184
50185
50186
50187
50188
50189
50190
50191
50192
50193
50194
50195
50196
50197
50198
50199
50200
50201
50202
50203
50204
50205
50206
50207
50208
50209
50210
50211
50212
50213
50214
50215
50216
50217
50218
50219
50220
50221
50222
50223
50224
50225
50226
50227
50228
50229
50230
50231
50232
50233
50234
50235
50236
50237
50238
50239
50240
50241
50242
50243
50244
50245
50246
50247
50248
50249
50250
50251
50252
50253
50254
50255
50256
50257
50258
50259
50260
50261
50262
50263
50264
50265
50266
50267
50268
50269
50270
50271
50272
50273
50274
50275
50276
50277
50278
50279
50280
50281
50282
50283
50284
50285
50286
50287
50288
50289
50290
50291
50292
50293
50294
50295
50296
50297
50298
50299
50300
50301
50302
50303
50304
50305
50306
50307
50308
50309
50310
50311
50312
50313
50314
50315
50316
50317
50318
50319
50320
50321
50322
50323
50324
50325
50326
50327
50328
50329
50330
50331
50332
50333
50334
50335
50336
50337
50338
50339
50340
50341
50342
50343
50344
50345
50346
50347
50348
50349
50350
50351
50352
50353
50354
50355
50356
50357
50358
50359
50360
50361
50362
50363
50364
50365
50366
50367
50368
50369
50370
50371
50372
50373
50374
50375
50376
50377
50378
50379
50380
50381
50382
50383
50384
50385
50386
50387
50388
50389
50390
50391
50392
50393
50394
50395
50396
50397
50398
50399
50400
50401
50402
50403
50404
50405
50406
50407
50408
50409
50410
50411
50412
50413
50414
50415
50416
50417
50418
50419
50420
50421
50422
50423
50424
50425
50426
50427
50428
50429
50430
50431
50432
50433
50434
50435
50436
50437
50438
50439
50440
50441
50442
50443
50444
50445
50446
50447
50448
50449
50450
50451
50452
50453
50454
50455
50456
50457
50458
50459
50460
50461
50462
50463
50464
50465
50466
50467
50468
50469
50470
50471
50472
50473
50474
50475
50476
50477
50478
50479
50480
50481
50482
50483
50484
50485
50486
50487
50488
50489
50490
50491
50492
50493
50494
50495
50496
50497
50498
50499
50500
50501
50502
50503
50504
50505
50506
50507
50508
50509
50510
50511
50512
50513
50514
50515
50516
50517
50518
50519
50520
50521
50522
50523
50524
50525
50526
50527
50528
50529
50530
50531
50532
50533
50534
50535
50536
50537
50538
50539
50540
50541
50542
50543
50544
50545
50546
50547
50548
50549
50550
50551
50552
50553
50554
50555
50556
50557
50558
50559
50560
50561
50562
50563
50564
50565
50566
50567
50568
50569
50570
50571
50572
50573
50574
50575
50576
50577
50578
50579
50580
50581
50582
50583
50584
50585
50586
50587
50588
50589
50590
50591
50592
50593
50594
50595
50596
50597
50598
50599
50600
50601
50602
50603
50604
50605
50606
50607
50608
50609
50610
50611
50612
50613
50614
50615
50616
50617
50618
50619
50620
50621
50622
50623
50624
50625
50626
50627
50628
50629
50630
50631
50632
50633
50634
50635
50636
50637
50638
50639
50640
50641
50642
50643
50644
50645
50646
50647
50648
50649
50650
50651
50652
50653
50654
50655
50656
50657
50658
50659
50660
50661
50662
50663
50664
50665
50666
50667
50668
50669
50670
50671
50672
50673
50674
50675
50676
50677
50678
50679
50680
50681
50682
50683
50684
50685
50686
50687
50688
50689
50690
50691
50692
50693
50694
50695
50696
50697
50698
50699
50700
50701
50702
50703
50704
50705
50706
50707
50708
50709
50710
50711
50712
50713
50714
50715
50716
50717
50718
50719
50720
50721
50722
50723
50724
50725
50726
50727
50728
50729
50730
50731
50732
50733
50734
50735
50736
50737
50738
50739
50740
50741
50742
50743
50744
50745
50746
50747
50748
50749
50750
50751
50752
50753
50754
50755
50756
50757
50758
50759
50760
50761
50762
50763
50764
50765
50766
50767
50768
50769
50770
50771
50772
50773
50774
50775
50776
50777
50778
50779
50780
50781
50782
50783
50784
50785
50786
50787
50788
50789
50790
50791
50792
50793
50794
50795
50796
50797
50798
50799
50800
50801
50802
50803
50804
50805
50806
50807
50808
50809
50810
50811
50812
50813
50814
50815
50816
50817
50818
50819
50820
50821
50822
50823
50824
50825
50826
50827
50828
50829
50830
50831
50832
50833
50834
50835
50836
50837
50838
50839
50840
50841
50842
50843
50844
50845
50846
50847
50848
50849
50850
50851
50852
50853
50854
50855
50856
50857
50858
50859
50860
50861
50862
50863
50864
50865
50866
50867
50868
50869
50870
50871
50872
50873
50874
50875
50876
50877
50878
50879
50880
50881
50882
50883
50884
50885
50886
50887
50888
50889
50890
50891
50892
50893
50894
50895
50896
50897
50898
50899
50900
50901
50902
50903
50904
50905
50906
50907
50908
50909
50910
50911
50912
50913
50914
50915
50916
50917
50918
50919
50920
50921
50922
50923
50924
50925
50926
50927
50928
50929
50930
50931
50932
50933
50934
50935
50936
50937
50938
50939
50940
50941
50942
50943
50944
50945
50946
50947
50948
50949
50950
50951
50952
50953
50954
50955
50956
50957
50958
50959
50960
50961
50962
50963
50964
50965
50966
50967
50968
50969
50970
50971
50972
50973
50974
50975
50976
50977
50978
50979
50980
50981
50982
50983
50984
50985
50986
50987
50988
50989
50990
50991
50992
50993
50994
50995
50996
50997
50998
50999
51000
51001
51002
51003
51004
51005
51006
51007
51008
51009
51010
51011
51012
51013
51014
51015
51016
51017
51018
51019
51020
51021
51022
51023
51024
51025
51026
51027
51028
51029
51030
51031
51032
51033
51034
51035
51036
51037
51038
51039
51040
51041
51042
51043
51044
51045
51046
51047
51048
51049
51050
51051
51052
51053
51054
51055
51056
51057
51058
51059
51060
51061
51062
51063
51064
51065
51066
51067
51068
51069
51070
51071
51072
51073
51074
51075
51076
51077
51078
51079
51080
51081
51082
51083
51084
51085
51086
51087
51088
51089
51090
51091
51092
51093
51094
51095
51096
51097
51098
51099
51100
51101
51102
51103
51104
51105
51106
51107
51108
51109
51110
51111
51112
51113
51114
51115
51116
51117
51118
51119
51120
51121
51122
51123
51124
51125
51126
51127
51128
51129
51130
51131
51132
51133
51134
51135
51136
51137
51138
51139
51140
51141
51142
51143
51144
51145
51146
51147
51148
51149
51150
51151
51152
51153
51154
51155
51156
51157
51158
51159
51160
51161
51162
51163
51164
51165
51166
51167
51168
51169
51170
51171
51172
51173
51174
51175
51176
51177
51178
51179
51180
51181
51182
51183
51184
51185
51186
51187
51188
51189
51190
51191
51192
51193
51194
51195
51196
51197
51198
51199
51200
51201
51202
51203
51204
51205
51206
51207
51208
51209
51210
51211
51212
51213
51214
51215
51216
51217
51218
51219
51220
51221
51222
51223
51224
51225
51226
51227
51228
51229
51230
51231
51232
51233
51234
51235
51236
51237
51238
51239
51240
51241
51242
51243
51244
51245
51246
51247
51248
51249
51250
51251
51252
51253
51254
51255
51256
51257
51258
51259
51260
51261
51262
51263
51264
51265
51266
51267
51268
51269
51270
51271
51272
51273
51274
51275
51276
51277
51278
51279
51280
51281
51282
51283
51284
51285
51286
51287
51288
51289
51290
51291
51292
51293
51294
51295
51296
51297
51298
51299
51300
51301
51302
51303
51304
51305
51306
51307
51308
51309
51310
51311
51312
51313
51314
51315
51316
51317
51318
51319
51320
51321
51322
51323
51324
51325
51326
51327
51328
51329
51330
51331
51332
51333
51334
51335
51336
51337
51338
51339
51340
51341
51342
51343
51344
51345
51346
51347
51348
51349
51350
51351
51352
51353
51354
51355
51356
51357
51358
51359
51360
51361
51362
51363
51364
51365
51366
51367
51368
51369
51370
51371
51372
51373
51374
51375
51376
51377
51378
51379
51380
51381
51382
51383
51384
51385
51386
51387
51388
51389
51390
51391
51392
51393
51394
51395
51396
51397
51398
51399
51400
51401
51402
51403
51404
51405
51406
51407
51408
51409
51410
51411
51412
51413
51414
51415
51416
51417
51418
51419
51420
51421
51422
51423
51424
51425
51426
51427
51428
51429
51430
51431
51432
51433
51434
51435
51436
51437
51438
51439
51440
51441
51442
51443
51444
51445
51446
51447
51448
51449
51450
51451
51452
51453
51454
51455
51456
51457
51458
51459
51460
51461
51462
51463
51464
51465
51466
51467
51468
51469
51470
51471
51472
51473
51474
51475
51476
51477
51478
51479
51480
51481
51482
51483
51484
51485
51486
51487
51488
51489
51490
51491
51492
51493
51494
51495
51496
51497
51498
51499
51500
51501
51502
51503
51504
51505
51506
51507
51508
51509
51510
51511
51512
51513
51514
51515
51516
51517
51518
51519
51520
51521
51522
51523
51524
51525
51526
51527
51528
51529
51530
51531
51532
51533
51534
51535
51536
51537
51538
51539
51540
51541
51542
51543
51544
51545
51546
51547
51548
51549
51550
51551
51552
51553
51554
51555
51556
51557
51558
51559
51560
51561
51562
51563
51564
51565
51566
51567
51568
51569
51570
51571
51572
51573
51574
51575
51576
51577
51578
51579
51580
51581
51582
51583
51584
51585
51586
51587
51588
51589
51590
51591
51592
51593
51594
51595
51596
51597
51598
51599
51600
51601
51602
51603
51604
51605
51606
51607
51608
51609
51610
51611
51612
51613
51614
51615
51616
51617
51618
51619
51620
51621
51622
51623
51624
51625
51626
51627
51628
51629
51630
51631
51632
51633
51634
51635
51636
51637
51638
51639
51640
51641
51642
51643
51644
51645
51646
51647
51648
51649
51650
51651
51652
51653
51654
51655
51656
51657
51658
51659
51660
51661
51662
51663
51664
51665
51666
51667
51668
51669
51670
51671
51672
51673
51674
51675
51676
51677
51678
51679
51680
51681
51682
51683
51684
51685
51686
51687
51688
51689
51690
51691
51692
51693
51694
51695
51696
51697
51698
51699
51700
51701
51702
51703
51704
51705
51706
51707
51708
51709
51710
51711
51712
51713
51714
51715
51716
51717
51718
51719
51720
51721
51722
51723
51724
51725
51726
51727
51728
51729
51730
51731
51732
51733
51734
51735
51736
51737
51738
51739
51740
51741
51742
51743
51744
51745
51746
51747
51748
51749
51750
51751
51752
51753
51754
51755
51756
51757
51758
51759
51760
51761
51762
51763
51764
51765
51766
51767
51768
51769
51770
51771
51772
51773
51774
51775
51776
51777
51778
51779
51780
51781
51782
51783
51784
51785
51786
51787
51788
51789
51790
51791
51792
51793
51794
51795
51796
51797
51798
51799
51800
51801
51802
51803
51804
51805
51806
51807
51808
51809
51810
51811
51812
51813
51814
51815
51816
51817
51818
51819
51820
51821
51822
51823
51824
51825
51826
51827
51828
51829
51830
51831
51832
51833
51834
51835
51836
51837
51838
51839
51840
51841
51842
51843
51844
51845
51846
51847
51848
51849
51850
51851
51852
51853
51854
51855
51856
51857
51858
51859
51860
51861
51862
51863
51864
51865
51866
51867
51868
51869
51870
51871
51872
51873
51874
51875
51876
51877
51878
51879
51880
51881
51882
51883
51884
51885
51886
51887
51888
51889
51890
51891
51892
51893
51894
51895
51896
51897
51898
51899
51900
51901
51902
51903
51904
51905
51906
51907
51908
51909
51910
51911
51912
51913
51914
51915
51916
51917
51918
51919
51920
51921
51922
51923
51924
51925
51926
51927
51928
51929
51930
51931
51932
51933
51934
51935
51936
51937
51938
51939
51940
51941
51942
51943
51944
51945
51946
51947
51948
51949
51950
51951
51952
51953
51954
51955
51956
51957
51958
51959
51960
51961
51962
51963
51964
51965
51966
51967
51968
51969
51970
51971
51972
51973
51974
51975
51976
51977
51978
51979
51980
51981
51982
51983
51984
51985
51986
51987
51988
51989
51990
51991
51992
51993
51994
51995
51996
51997
51998
51999
52000
52001
52002
52003
52004
52005
52006
52007
52008
52009
52010
52011
52012
52013
52014
52015
52016
52017
52018
52019
52020
52021
52022
52023
52024
52025
52026
52027
52028
52029
52030
52031
52032
52033
52034
52035
52036
52037
52038
52039
52040
52041
52042
52043
52044
52045
52046
52047
52048
52049
52050
52051
52052
52053
52054
52055
52056
52057
52058
52059
52060
52061
52062
52063
52064
52065
52066
52067
52068
52069
52070
52071
52072
52073
52074
52075
52076
52077
52078
52079
52080
52081
52082
52083
52084
52085
52086
52087
52088
52089
52090
52091
52092
52093
52094
52095
52096
52097
52098
52099
52100
52101
52102
52103
52104
52105
52106
52107
52108
52109
52110
52111
52112
52113
52114
52115
52116
52117
52118
52119
52120
52121
52122
52123
52124
52125
52126
52127
52128
52129
52130
52131
52132
52133
52134
52135
52136
52137
52138
52139
52140
52141
52142
52143
52144
52145
52146
52147
52148
52149
52150
52151
52152
52153
52154
52155
52156
52157
52158
52159
52160
52161
52162
52163
52164
52165
52166
52167
52168
52169
52170
52171
52172
52173
52174
52175
52176
52177
52178
52179
52180
52181
52182
52183
52184
52185
52186
52187
52188
52189
52190
52191
52192
52193
52194
52195
52196
52197
52198
52199
52200
52201
52202
52203
52204
52205
52206
52207
52208
52209
52210
52211
52212
52213
52214
52215
52216
52217
52218
52219
52220
52221
52222
52223
52224
52225
52226
52227
52228
52229
52230
52231
52232
52233
52234
52235
52236
52237
52238
52239
52240
52241
52242
52243
52244
52245
52246
52247
52248
52249
52250
52251
52252
52253
52254
52255
52256
52257
52258
52259
52260
52261
52262
52263
52264
52265
52266
52267
52268
52269
52270
52271
52272
52273
52274
52275
52276
52277
52278
52279
52280
52281
52282
52283
52284
52285
52286
52287
52288
52289
52290
52291
52292
52293
52294
52295
52296
52297
52298
52299
52300
52301
52302
52303
52304
52305
52306
52307
52308
52309
52310
52311
52312
52313
52314
52315
52316
52317
52318
52319
52320
52321
52322
52323
52324
52325
52326
52327
52328
52329
52330
52331
52332
52333
52334
52335
52336
52337
52338
52339
52340
52341
52342
52343
52344
52345
52346
52347
52348
52349
52350
52351
52352
52353
52354
52355
52356
52357
52358
52359
52360
52361
52362
52363
52364
52365
52366
52367
52368
52369
52370
52371
52372
52373
52374
52375
52376
52377
52378
52379
52380
52381
52382
52383
52384
52385
52386
52387
52388
52389
52390
52391
52392
52393
52394
52395
52396
52397
52398
52399
52400
52401
52402
52403
52404
52405
52406
52407
52408
52409
52410
52411
52412
52413
52414
52415
52416
52417
52418
52419
52420
52421
52422
52423
52424
52425
52426
52427
52428
52429
52430
52431
52432
52433
52434
52435
52436
52437
52438
52439
52440
52441
52442
52443
52444
52445
52446
52447
52448
52449
52450
52451
52452
52453
52454
52455
52456
52457
52458
52459
52460
52461
52462
52463
52464
52465
52466
52467
52468
52469
52470
52471
52472
52473
52474
52475
52476
52477
52478
52479
52480
52481
52482
52483
52484
52485
52486
52487
52488
52489
52490
52491
52492
52493
52494
52495
52496
52497
52498
52499
52500
52501
52502
52503
52504
52505
52506
52507
52508
52509
52510
52511
52512
52513
52514
52515
52516
52517
52518
52519
52520
52521
52522
52523
52524
52525
52526
52527
52528
52529
52530
52531
52532
52533
52534
52535
52536
52537
52538
52539
52540
52541
52542
52543
52544
52545
52546
52547
52548
52549
52550
52551
52552
52553
52554
52555
52556
52557
52558
52559
52560
52561
52562
52563
52564
52565
52566
52567
52568
52569
52570
52571
52572
52573
52574
52575
52576
52577
52578
52579
52580
52581
52582
52583
52584
52585
52586
52587
52588
52589
52590
52591
52592
52593
52594
52595
52596
52597
52598
52599
52600
52601
52602
52603
52604
52605
52606
52607
52608
52609
52610
52611
52612
52613
52614
52615
52616
52617
52618
52619
52620
52621
52622
52623
52624
52625
52626
52627
52628
52629
52630
52631
52632
52633
52634
52635
52636
52637
52638
52639
52640
52641
52642
52643
52644
52645
52646
52647
52648
52649
52650
52651
52652
52653
52654
52655
52656
52657
52658
52659
52660
52661
52662
52663
52664
52665
52666
52667
52668
52669
52670
52671
52672
52673
52674
52675
52676
52677
52678
52679
52680
52681
52682
52683
52684
52685
52686
52687
52688
52689
52690
52691
52692
52693
52694
52695
52696
52697
52698
52699
52700
52701
52702
52703
52704
52705
52706
52707
52708
52709
52710
52711
52712
52713
52714
52715
52716
52717
52718
52719
52720
52721
52722
52723
52724
52725
52726
52727
52728
52729
52730
52731
52732
52733
52734
52735
52736
52737
52738
52739
52740
52741
52742
52743
52744
52745
52746
52747
52748
52749
52750
52751
52752
52753
52754
52755
52756
52757
52758
52759
52760
52761
52762
52763
52764
52765
52766
52767
52768
52769
52770
52771
52772
52773
52774
52775
52776
52777
52778
52779
52780
52781
52782
52783
52784
52785
52786
52787
52788
52789
52790
52791
52792
52793
52794
52795
52796
52797
52798
52799
52800
52801
52802
52803
52804
52805
52806
52807
52808
52809
52810
52811
52812
52813
52814
52815
52816
52817
52818
52819
52820
52821
52822
52823
52824
52825
52826
52827
52828
52829
52830
52831
52832
52833
52834
52835
52836
52837
52838
52839
52840
52841
52842
52843
52844
52845
52846
52847
52848
52849
52850
52851
52852
52853
52854
52855
52856
52857
52858
52859
52860
52861
52862
52863
52864
52865
52866
52867
52868
52869
52870
52871
52872
52873
52874
52875
52876
52877
52878
52879
52880
52881
52882
52883
52884
52885
52886
52887
52888
52889
52890
52891
52892
52893
52894
52895
52896
52897
52898
52899
52900
52901
52902
52903
52904
52905
52906
52907
52908
52909
52910
52911
52912
52913
52914
52915
52916
52917
52918
52919
52920
52921
52922
52923
52924
52925
52926
52927
52928
52929
52930
52931
52932
52933
52934
52935
52936
52937
52938
52939
52940
52941
52942
52943
52944
52945
52946
52947
52948
52949
52950
52951
52952
52953
52954
52955
52956
52957
52958
52959
52960
52961
52962
52963
52964
52965
52966
52967
52968
52969
52970
52971
52972
52973
52974
52975
52976
52977
52978
52979
52980
52981
52982
52983
52984
52985
52986
52987
52988
52989
52990
52991
52992
52993
52994
52995
52996
52997
52998
52999
53000
53001
53002
53003
53004
53005
53006
53007
53008
53009
53010
53011
53012
53013
53014
53015
53016
53017
53018
53019
53020
53021
53022
53023
53024
53025
53026
53027
53028
53029
53030
53031
53032
53033
53034
53035
53036
53037
53038
53039
53040
53041
53042
53043
53044
53045
53046
53047
53048
53049
53050
53051
53052
53053
53054
53055
53056
53057
53058
53059
53060
53061
53062
53063
53064
53065
53066
53067
53068
53069
53070
53071
53072
53073
53074
53075
53076
53077
53078
53079
53080
53081
53082
53083
53084
53085
53086
53087
53088
53089
53090
53091
53092
53093
53094
53095
53096
53097
53098
53099
53100
53101
53102
53103
53104
53105
53106
53107
53108
53109
53110
53111
53112
53113
53114
53115
53116
53117
53118
53119
53120
53121
53122
53123
53124
53125
53126
53127
53128
53129
53130
53131
53132
53133
53134
53135
53136
53137
53138
53139
53140
53141
53142
53143
53144
53145
53146
53147
53148
53149
53150
53151
53152
53153
53154
53155
53156
53157
53158
53159
53160
53161
53162
53163
53164
53165
53166
53167
53168
53169
53170
53171
53172
53173
53174
53175
53176
53177
53178
53179
53180
53181
53182
53183
53184
53185
53186
53187
53188
53189
53190
53191
53192
53193
53194
53195
53196
53197
53198
53199
53200
53201
53202
53203
53204
53205
53206
53207
53208
53209
53210
53211
53212
53213
53214
53215
53216
53217
53218
53219
53220
53221
53222
53223
53224
53225
53226
53227
53228
53229
53230
53231
53232
53233
53234
53235
53236
53237
53238
53239
53240
53241
53242
53243
53244
53245
53246
53247
53248
53249
53250
53251
53252
53253
53254
53255
53256
53257
53258
53259
53260
53261
53262
53263
53264
53265
53266
53267
53268
53269
53270
53271
53272
53273
53274
53275
53276
53277
53278
53279
53280
53281
53282
53283
53284
53285
53286
53287
53288
53289
53290
53291
53292
53293
53294
53295
53296
53297
53298
53299
53300
53301
53302
53303
53304
53305
53306
53307
53308
53309
53310
53311
53312
53313
53314
53315
53316
53317
53318
53319
53320
53321
53322
53323
53324
53325
53326
53327
53328
53329
53330
53331
53332
53333
53334
53335
53336
53337
53338
53339
53340
53341
53342
53343
53344
53345
53346
53347
53348
53349
53350
53351
53352
53353
53354
53355
53356
53357
53358
53359
53360
53361
53362
53363
53364
53365
53366
53367
53368
53369
53370
53371
53372
53373
53374
53375
53376
53377
53378
53379
53380
53381
53382
53383
53384
53385
53386
53387
53388
53389
53390
53391
53392
53393
53394
53395
53396
53397
53398
53399
53400
53401
53402
53403
53404
53405
53406
53407
53408
53409
53410
53411
53412
53413
53414
53415
53416
53417
53418
53419
53420
53421
53422
53423
53424
53425
53426
53427
53428
53429
53430
53431
53432
53433
53434
53435
53436
53437
53438
53439
53440
53441
53442
53443
53444
53445
53446
53447
53448
53449
53450
53451
53452
53453
53454
53455
53456
53457
53458
53459
53460
53461
53462
53463
53464
53465
53466
53467
53468
53469
53470
53471
53472
53473
53474
53475
53476
53477
53478
53479
53480
53481
53482
53483
53484
53485
53486
53487
53488
53489
53490
53491
53492
53493
53494
53495
53496
53497
53498
53499
53500
53501
53502
53503
53504
53505
53506
53507
53508
53509
53510
53511
53512
53513
53514
53515
53516
53517
53518
53519
53520
53521
53522
53523
53524
53525
53526
53527
53528
53529
53530
53531
53532
53533
53534
53535
53536
53537
53538
53539
53540
53541
53542
53543
53544
53545
53546
53547
53548
53549
53550
53551
53552
53553
53554
53555
53556
53557
53558
53559
53560
53561
53562
53563
53564
53565
53566
53567
53568
53569
53570
53571
53572
53573
53574
53575
53576
53577
53578
53579
53580
53581
53582
53583
53584
53585
53586
53587
53588
53589
53590
53591
53592
53593
53594
53595
53596
53597
53598
53599
53600
53601
53602
53603
53604
53605
53606
53607
53608
53609
53610
53611
53612
53613
53614
53615
53616
53617
53618
53619
53620
53621
53622
53623
53624
53625
53626
53627
53628
53629
53630
53631
53632
53633
53634
53635
53636
53637
53638
53639
53640
53641
53642
53643
53644
53645
53646
53647
53648
53649
53650
53651
53652
53653
53654
53655
53656
53657
53658
53659
53660
53661
53662
53663
53664
53665
53666
53667
53668
53669
53670
53671
53672
53673
53674
53675
53676
53677
53678
53679
53680
53681
53682
53683
53684
53685
53686
53687
53688
53689
53690
53691
53692
53693
53694
53695
53696
53697
53698
53699
53700
53701
53702
53703
53704
53705
53706
53707
53708
53709
53710
53711
53712
53713
53714
53715
53716
53717
53718
53719
53720
53721
53722
53723
53724
53725
53726
53727
53728
53729
53730
53731
53732
53733
53734
53735
53736
53737
53738
53739
53740
53741
53742
53743
53744
53745
53746
53747
53748
53749
53750
53751
53752
53753
53754
53755
53756
53757
53758
53759
53760
53761
53762
53763
53764
53765
53766
53767
53768
53769
53770
53771
53772
53773
53774
53775
53776
53777
53778
53779
53780
53781
53782
53783
53784
53785
53786
53787
53788
53789
53790
53791
53792
53793
53794
53795
53796
53797
53798
53799
53800
53801
53802
53803
53804
53805
53806
53807
53808
53809
53810
53811
53812
53813
53814
53815
53816
53817
53818
53819
53820
53821
53822
53823
53824
53825
53826
53827
53828
53829
53830
53831
53832
53833
53834
53835
53836
53837
53838
53839
53840
53841
53842
53843
53844
53845
53846
53847
53848
53849
53850
53851
53852
53853
53854
53855
53856
53857
53858
53859
53860
53861
53862
53863
53864
53865
53866
53867
53868
53869
53870
53871
53872
53873
53874
53875
53876
53877
53878
53879
53880
53881
53882
53883
53884
53885
53886
53887
53888
53889
53890
53891
53892
53893
53894
53895
53896
53897
53898
53899
53900
53901
53902
53903
53904
53905
53906
53907
53908
53909
53910
53911
53912
53913
53914
53915
53916
53917
53918
53919
53920
53921
53922
53923
53924
53925
53926
53927
53928
53929
53930
53931
53932
53933
53934
53935
53936
53937
53938
53939
53940
53941
53942
53943
53944
53945
53946
53947
53948
53949
53950
53951
53952
53953
53954
53955
53956
53957
53958
53959
53960
53961
53962
53963
53964
53965
53966
53967
53968
53969
53970
53971
53972
53973
53974
53975
53976
53977
53978
53979
53980
53981
53982
53983
53984
53985
53986
53987
53988
53989
53990
53991
53992
53993
53994
53995
53996
53997
53998
53999
54000
54001
54002
54003
54004
54005
54006
54007
54008
54009
54010
54011
54012
54013
54014
54015
54016
54017
54018
54019
54020
54021
54022
54023
54024
54025
54026
54027
54028
54029
54030
54031
54032
54033
54034
54035
54036
54037
54038
54039
54040
54041
54042
54043
54044
54045
54046
54047
54048
54049
54050
54051
54052
54053
54054
54055
54056
54057
54058
54059
54060
54061
54062
54063
54064
54065
54066
54067
54068
54069
54070
54071
54072
54073
54074
54075
54076
54077
54078
54079
54080
54081
54082
54083
54084
54085
54086
54087
54088
54089
54090
54091
54092
54093
54094
54095
54096
54097
54098
54099
54100
54101
54102
54103
54104
54105
54106
54107
54108
54109
54110
54111
54112
54113
54114
54115
54116
54117
54118
54119
54120
54121
54122
54123
54124
54125
54126
54127
54128
54129
54130
54131
54132
54133
54134
54135
54136
54137
54138
54139
54140
54141
54142
54143
54144
54145
54146
54147
54148
54149
54150
54151
54152
54153
54154
54155
54156
54157
54158
54159
54160
54161
54162
54163
54164
54165
54166
54167
54168
54169
54170
54171
54172
54173
54174
54175
54176
54177
54178
54179
54180
54181
54182
54183
54184
54185
54186
54187
54188
54189
54190
54191
54192
54193
54194
54195
54196
54197
54198
54199
54200
54201
54202
54203
54204
54205
54206
54207
54208
54209
54210
54211
54212
54213
54214
54215
54216
54217
54218
54219
54220
54221
54222
54223
54224
54225
54226
54227
54228
54229
54230
54231
54232
54233
54234
54235
54236
54237
54238
54239
54240
54241
54242
54243
54244
54245
54246
54247
54248
54249
54250
54251
54252
54253
54254
54255
54256
54257
54258
54259
54260
54261
54262
54263
54264
54265
54266
54267
54268
54269
54270
54271
54272
54273
54274
54275
54276
54277
54278
54279
54280
54281
54282
54283
54284
54285
54286
54287
54288
54289
54290
54291
54292
54293
54294
54295
54296
54297
54298
54299
54300
54301
54302
54303
54304
54305
54306
54307
54308
54309
54310
54311
54312
54313
54314
54315
54316
54317
54318
54319
54320
54321
54322
54323
54324
54325
54326
54327
54328
54329
54330
54331
54332
54333
54334
54335
54336
54337
54338
54339
54340
54341
54342
54343
54344
54345
54346
54347
54348
54349
54350
54351
54352
54353
54354
54355
54356
54357
54358
54359
54360
54361
54362
54363
54364
54365
54366
54367
54368
54369
54370
54371
54372
54373
54374
54375
54376
54377
54378
54379
54380
54381
54382
54383
54384
54385
54386
54387
54388
54389
54390
54391
54392
54393
54394
54395
54396
54397
54398
54399
54400
54401
54402
54403
54404
54405
54406
54407
54408
54409
54410
54411
54412
54413
54414
54415
54416
54417
54418
54419
54420
54421
54422
54423
54424
54425
54426
54427
54428
54429
54430
54431
54432
54433
54434
54435
54436
54437
54438
54439
54440
54441
54442
54443
54444
54445
54446
54447
54448
54449
54450
54451
54452
54453
54454
54455
54456
54457
54458
54459
54460
54461
54462
54463
54464
54465
54466
54467
54468
54469
54470
54471
54472
54473
54474
54475
54476
54477
54478
54479
54480
54481
54482
54483
54484
54485
54486
54487
54488
54489
54490
54491
54492
54493
54494
54495
54496
54497
54498
54499
54500
54501
54502
54503
54504
54505
54506
54507
54508
54509
54510
54511
54512
54513
54514
54515
54516
54517
54518
54519
54520
54521
54522
54523
54524
54525
54526
54527
54528
54529
54530
54531
54532
54533
54534
54535
54536
54537
54538
54539
54540
54541
54542
54543
54544
54545
54546
54547
54548
54549
54550
54551
54552
54553
54554
54555
54556
54557
54558
54559
54560
54561
54562
54563
54564
54565
54566
54567
54568
54569
54570
54571
54572
54573
54574
54575
54576
54577
54578
54579
54580
54581
54582
54583
54584
54585
54586
54587
54588
54589
54590
54591
54592
54593
54594
54595
54596
54597
54598
54599
54600
54601
54602
54603
54604
54605
54606
54607
54608
54609
54610
54611
54612
54613
54614
54615
54616
54617
54618
54619
54620
54621
54622
54623
54624
54625
54626
54627
54628
54629
54630
54631
54632
54633
54634
54635
54636
54637
54638
54639
54640
54641
54642
54643
54644
54645
54646
54647
54648
54649
54650
54651
54652
54653
54654
54655
54656
54657
54658
54659
54660
54661
54662
54663
54664
54665
54666
54667
54668
54669
54670
54671
54672
54673
54674
54675
54676
54677
54678
54679
54680
54681
54682
54683
54684
54685
54686
54687
54688
54689
54690
54691
54692
54693
54694
54695
54696
54697
54698
54699
54700
54701
54702
54703
54704
54705
54706
54707
54708
54709
54710
54711
54712
54713
54714
54715
54716
54717
54718
54719
54720
54721
54722
54723
54724
54725
54726
54727
54728
54729
54730
54731
54732
54733
54734
54735
54736
54737
54738
54739
54740
54741
54742
54743
54744
54745
54746
54747
54748
54749
54750
54751
54752
54753
54754
54755
54756
54757
54758
54759
54760
54761
54762
54763
54764
54765
54766
54767
54768
54769
54770
54771
54772
54773
54774
54775
54776
54777
54778
54779
54780
54781
54782
54783
54784
54785
54786
54787
54788
54789
54790
54791
54792
54793
54794
54795
54796
54797
54798
54799
54800
54801
54802
54803
54804
54805
54806
54807
54808
54809
54810
54811
54812
54813
54814
54815
54816
54817
54818
54819
54820
54821
54822
54823
54824
54825
54826
54827
54828
54829
54830
54831
54832
54833
54834
54835
54836
54837
54838
54839
54840
54841
54842
54843
54844
54845
54846
54847
54848
54849
54850
54851
54852
54853
54854
54855
54856
54857
54858
54859
54860
54861
54862
54863
54864
54865
54866
54867
54868
54869
54870
54871
54872
54873
54874
54875
54876
54877
54878
54879
54880
54881
54882
54883
54884
54885
54886
54887
54888
54889
54890
54891
54892
54893
54894
54895
54896
54897
54898
54899
54900
54901
54902
54903
54904
54905
54906
54907
54908
54909
54910
54911
54912
54913
54914
54915
54916
54917
54918
54919
54920
54921
54922
54923
54924
54925
54926
54927
54928
54929
54930
54931
54932
54933
54934
54935
54936
54937
54938
54939
54940
54941
54942
54943
54944
54945
54946
54947
54948
54949
54950
54951
54952
54953
54954
54955
54956
54957
54958
54959
54960
54961
54962
54963
54964
54965
54966
54967
54968
54969
54970
54971
54972
54973
54974
54975
54976
54977
54978
54979
54980
54981
54982
54983
54984
54985
54986
54987
54988
54989
54990
54991
54992
54993
54994
54995
54996
54997
54998
54999
55000
55001
55002
55003
55004
55005
55006
55007
55008
55009
55010
55011
55012
55013
55014
55015
55016
55017
55018
55019
55020
55021
55022
55023
55024
55025
55026
55027
55028
55029
55030
55031
55032
55033
55034
55035
55036
55037
55038
55039
55040
55041
55042
55043
55044
55045
55046
55047
55048
55049
55050
55051
55052
55053
55054
55055
55056
55057
55058
55059
55060
55061
55062
55063
55064
55065
55066
55067
55068
55069
55070
55071
55072
55073
55074
55075
55076
55077
55078
55079
55080
55081
55082
55083
55084
55085
55086
55087
55088
55089
55090
55091
55092
55093
55094
55095
55096
55097
55098
55099
55100
55101
55102
55103
55104
55105
55106
55107
55108
55109
55110
55111
55112
55113
55114
55115
55116
55117
55118
55119
55120
55121
55122
55123
55124
55125
55126
55127
55128
55129
55130
55131
55132
55133
55134
55135
55136
55137
55138
55139
55140
55141
55142
55143
55144
55145
55146
55147
55148
55149
55150
55151
55152
55153
55154
55155
55156
55157
55158
55159
55160
55161
55162
55163
55164
55165
55166
55167
55168
55169
55170
55171
55172
55173
55174
55175
55176
55177
55178
55179
55180
55181
55182
55183
55184
55185
55186
55187
55188
55189
55190
55191
55192
55193
55194
55195
55196
55197
55198
55199
55200
55201
55202
55203
55204
55205
55206
55207
55208
55209
55210
55211
55212
55213
55214
55215
55216
55217
55218
55219
55220
55221
55222
55223
55224
55225
55226
55227
55228
55229
55230
55231
55232
55233
55234
55235
55236
55237
55238
55239
55240
55241
55242
55243
55244
55245
55246
55247
55248
55249
55250
55251
55252
55253
55254
55255
55256
55257
55258
55259
55260
55261
55262
55263
55264
55265
55266
55267
55268
55269
55270
55271
55272
55273
55274
55275
55276
55277
55278
55279
55280
55281
55282
55283
55284
55285
55286
55287
55288
55289
55290
55291
55292
55293
55294
55295
55296
55297
55298
55299
55300
55301
55302
55303
55304
55305
55306
55307
55308
55309
55310
55311
55312
55313
55314
55315
55316
55317
55318
55319
55320
55321
55322
55323
55324
55325
55326
55327
55328
55329
55330
55331
55332
55333
55334
55335
55336
55337
55338
55339
55340
55341
55342
55343
55344
55345
55346
55347
55348
55349
55350
55351
55352
55353
55354
55355
55356
55357
55358
55359
55360
55361
55362
55363
55364
55365
55366
55367
55368
55369
55370
55371
55372
55373
55374
55375
55376
55377
55378
55379
55380
55381
55382
55383
55384
55385
55386
55387
55388
55389
55390
55391
55392
55393
55394
55395
55396
55397
55398
55399
55400
55401
55402
55403
55404
55405
55406
55407
55408
55409
55410
55411
55412
55413
55414
55415
55416
55417
55418
55419
55420
55421
55422
55423
55424
55425
55426
55427
55428
55429
55430
55431
55432
55433
55434
55435
55436
55437
55438
55439
55440
55441
55442
55443
55444
55445
55446
55447
55448
55449
55450
55451
55452
55453
55454
55455
55456
55457
55458
55459
55460
55461
55462
55463
55464
55465
55466
55467
55468
55469
55470
55471
55472
55473
55474
55475
55476
55477
55478
55479
55480
55481
55482
55483
55484
55485
55486
55487
55488
55489
55490
55491
55492
55493
55494
55495
55496
55497
55498
55499
55500
55501
55502
55503
55504
55505
55506
55507
55508
55509
55510
55511
55512
55513
55514
55515
55516
55517
55518
55519
55520
55521
55522
55523
55524
55525
55526
55527
55528
55529
55530
55531
55532
55533
55534
55535
55536
55537
55538
55539
55540
55541
55542
55543
55544
55545
55546
55547
55548
55549
55550
55551
55552
55553
55554
55555
55556
55557
55558
55559
55560
55561
55562
55563
55564
55565
55566
55567
55568
55569
55570
55571
55572
55573
55574
55575
55576
55577
55578
55579
55580
55581
55582
55583
55584
55585
55586
55587
55588
55589
55590
55591
55592
55593
55594
55595
55596
55597
55598
55599
55600
55601
55602
55603
55604
55605
55606
55607
55608
55609
55610
55611
55612
55613
55614
55615
55616
55617
55618
55619
55620
55621
55622
55623
55624
55625
55626
55627
55628
55629
55630
55631
55632
55633
55634
55635
55636
55637
55638
55639
55640
55641
55642
55643
55644
55645
55646
55647
55648
55649
55650
55651
55652
55653
55654
55655
55656
55657
55658
55659
55660
55661
55662
55663
55664
55665
55666
55667
55668
55669
55670
55671
55672
55673
55674
55675
55676
55677
55678
55679
55680
55681
55682
55683
55684
55685
55686
55687
55688
55689
55690
55691
55692
55693
55694
55695
55696
55697
55698
55699
55700
55701
55702
55703
55704
55705
55706
55707
55708
55709
55710
55711
55712
55713
55714
55715
55716
55717
55718
55719
55720
55721
55722
55723
55724
55725
55726
55727
55728
55729
55730
55731
55732
55733
55734
55735
55736
55737
55738
55739
55740
55741
55742
55743
55744
55745
55746
55747
55748
55749
55750
55751
55752
55753
55754
55755
55756
55757
55758
55759
55760
55761
55762
55763
55764
55765
55766
55767
55768
55769
55770
55771
55772
55773
55774
55775
55776
55777
55778
55779
55780
55781
55782
55783
55784
55785
55786
55787
55788
55789
55790
55791
55792
55793
55794
55795
55796
55797
55798
55799
55800
55801
55802
55803
55804
55805
55806
55807
55808
55809
55810
55811
55812
55813
55814
55815
55816
55817
55818
55819
55820
55821
55822
55823
55824
55825
55826
55827
55828
55829
55830
55831
55832
55833
55834
55835
55836
55837
55838
55839
55840
55841
55842
55843
55844
55845
55846
55847
55848
55849
55850
55851
55852
55853
55854
55855
55856
55857
55858
55859
55860
55861
55862
55863
55864
55865
55866
55867
55868
55869
55870
55871
55872
55873
55874
55875
55876
55877
55878
55879
55880
55881
55882
55883
55884
55885
55886
55887
55888
55889
55890
55891
55892
55893
55894
55895
55896
55897
55898
55899
55900
55901
55902
55903
55904
55905
55906
55907
55908
55909
55910
55911
55912
55913
55914
55915
55916
55917
55918
55919
55920
55921
55922
55923
55924
55925
55926
55927
55928
55929
55930
55931
55932
55933
55934
55935
55936
55937
55938
55939
55940
55941
55942
55943
55944
55945
55946
55947
55948
55949
55950
55951
55952
55953
55954
55955
55956
55957
55958
55959
55960
55961
55962
55963
55964
55965
55966
55967
55968
55969
55970
55971
55972
55973
55974
55975
55976
55977
55978
55979
55980
55981
55982
55983
55984
55985
55986
55987
55988
55989
55990
55991
55992
55993
55994
55995
55996
55997
55998
55999
56000
56001
56002
56003
56004
56005
56006
56007
56008
56009
56010
56011
56012
56013
56014
56015
56016
56017
56018
56019
56020
56021
56022
56023
56024
56025
56026
56027
56028
56029
56030
56031
56032
56033
56034
56035
56036
56037
56038
56039
56040
56041
56042
56043
56044
56045
56046
56047
56048
56049
56050
56051
56052
56053
56054
56055
56056
56057
56058
56059
56060
56061
56062
56063
56064
56065
56066
56067
56068
56069
56070
56071
56072
56073
56074
56075
56076
56077
56078
56079
56080
56081
56082
56083
56084
56085
56086
56087
56088
56089
56090
56091
56092
56093
56094
56095
56096
56097
56098
56099
56100
56101
56102
56103
56104
56105
56106
56107
56108
56109
56110
56111
56112
56113
56114
56115
56116
56117
56118
56119
56120
56121
56122
56123
56124
56125
56126
56127
56128
56129
56130
56131
56132
56133
56134
56135
56136
56137
56138
56139
56140
56141
56142
56143
56144
56145
56146
56147
56148
56149
56150
56151
56152
56153
56154
56155
56156
56157
56158
56159
56160
56161
56162
56163
56164
56165
56166
56167
56168
56169
56170
56171
56172
56173
56174
56175
56176
56177
56178
56179
56180
56181
56182
56183
56184
56185
56186
56187
56188
56189
56190
56191
56192
56193
56194
56195
56196
56197
56198
56199
56200
56201
56202
56203
56204
56205
56206
56207
56208
56209
56210
56211
56212
56213
56214
56215
56216
56217
56218
56219
56220
56221
56222
56223
56224
56225
56226
56227
56228
56229
56230
56231
56232
56233
56234
56235
56236
56237
56238
56239
56240
56241
56242
56243
56244
56245
56246
56247
56248
56249
56250
56251
56252
56253
56254
56255
56256
56257
56258
56259
56260
56261
56262
56263
56264
56265
56266
56267
56268
56269
56270
56271
56272
56273
56274
56275
56276
56277
56278
56279
56280
56281
56282
56283
56284
56285
56286
56287
56288
56289
56290
56291
56292
56293
56294
56295
56296
56297
56298
56299
56300
56301
56302
56303
56304
56305
56306
56307
56308
56309
56310
56311
56312
56313
56314
56315
56316
56317
56318
56319
56320
56321
56322
56323
56324
56325
56326
56327
56328
56329
56330
56331
56332
56333
56334
56335
56336
56337
56338
56339
56340
56341
56342
56343
56344
56345
56346
56347
56348
56349
56350
56351
56352
56353
56354
56355
56356
56357
56358
56359
56360
56361
56362
56363
56364
56365
56366
56367
56368
56369
56370
56371
56372
56373
56374
56375
56376
56377
56378
56379
56380
56381
56382
56383
56384
56385
56386
56387
56388
56389
56390
56391
56392
56393
56394
56395
56396
56397
56398
56399
56400
56401
56402
56403
56404
56405
56406
56407
56408
56409
56410
56411
56412
56413
56414
56415
56416
56417
56418
56419
56420
56421
56422
56423
56424
56425
56426
56427
56428
56429
56430
56431
56432
56433
56434
56435
56436
56437
56438
56439
56440
56441
56442
56443
56444
56445
56446
56447
56448
56449
56450
56451
56452
56453
56454
56455
56456
56457
56458
56459
56460
56461
56462
56463
56464
56465
56466
56467
56468
56469
56470
56471
56472
56473
56474
56475
56476
56477
56478
56479
56480
56481
56482
56483
56484
56485
56486
56487
56488
56489
56490
56491
56492
56493
56494
56495
56496
56497
56498
56499
56500
56501
56502
56503
56504
56505
56506
56507
56508
56509
56510
56511
56512
56513
56514
56515
56516
56517
56518
56519
56520
56521
56522
56523
56524
56525
56526
56527
56528
56529
56530
56531
56532
56533
56534
56535
56536
56537
56538
56539
56540
56541
56542
56543
56544
56545
56546
56547
56548
56549
56550
56551
56552
56553
56554
56555
56556
56557
56558
56559
56560
56561
56562
56563
56564
56565
56566
56567
56568
56569
56570
56571
56572
56573
56574
56575
56576
56577
56578
56579
56580
56581
56582
56583
56584
56585
56586
56587
56588
56589
56590
56591
56592
56593
56594
56595
56596
56597
56598
56599
56600
56601
56602
56603
56604
56605
56606
56607
56608
56609
56610
56611
56612
56613
56614
56615
56616
56617
56618
56619
56620
56621
56622
56623
56624
56625
56626
56627
56628
56629
56630
56631
56632
56633
56634
56635
56636
56637
56638
56639
56640
56641
56642
56643
56644
56645
56646
56647
56648
56649
56650
56651
56652
56653
56654
56655
56656
56657
56658
56659
56660
56661
56662
56663
56664
56665
56666
56667
56668
56669
56670
56671
56672
56673
56674
56675
56676
56677
56678
56679
56680
56681
56682
56683
56684
56685
56686
56687
56688
56689
56690
56691
56692
56693
56694
56695
56696
56697
56698
56699
56700
56701
56702
56703
56704
56705
56706
56707
56708
56709
56710
56711
56712
56713
56714
56715
56716
56717
56718
56719
56720
56721
56722
56723
56724
56725
56726
56727
56728
56729
56730
56731
56732
56733
56734
56735
56736
56737
56738
56739
56740
56741
56742
56743
56744
56745
56746
56747
56748
56749
56750
56751
56752
56753
56754
56755
56756
56757
56758
56759
56760
56761
56762
56763
56764
56765
56766
56767
56768
56769
56770
56771
56772
56773
56774
56775
56776
56777
56778
56779
56780
56781
56782
56783
56784
56785
56786
56787
56788
56789
56790
56791
56792
56793
56794
56795
56796
56797
56798
56799
56800
56801
56802
56803
56804
56805
56806
56807
56808
56809
56810
56811
56812
56813
56814
56815
56816
56817
56818
56819
56820
56821
56822
56823
56824
56825
56826
56827
56828
56829
56830
56831
56832
56833
56834
56835
56836
56837
56838
56839
56840
56841
56842
56843
56844
56845
56846
56847
56848
56849
56850
56851
56852
56853
56854
56855
56856
56857
56858
56859
56860
56861
56862
56863
56864
56865
56866
56867
56868
56869
56870
56871
56872
56873
56874
56875
56876
56877
56878
56879
56880
56881
56882
56883
56884
56885
56886
56887
56888
56889
56890
56891
56892
56893
56894
56895
56896
56897
56898
56899
56900
56901
56902
56903
56904
56905
56906
56907
56908
56909
56910
56911
56912
56913
56914
56915
56916
56917
56918
56919
56920
56921
56922
56923
56924
56925
56926
56927
56928
56929
56930
56931
56932
56933
56934
56935
56936
56937
56938
56939
56940
56941
56942
56943
56944
56945
56946
56947
56948
56949
56950
56951
56952
56953
56954
56955
56956
56957
56958
56959
56960
56961
56962
56963
56964
56965
56966
56967
56968
56969
56970
56971
56972
56973
56974
56975
56976
56977
56978
56979
56980
56981
56982
56983
56984
56985
56986
56987
56988
56989
56990
56991
56992
56993
56994
56995
56996
56997
56998
56999
57000
57001
57002
57003
57004
57005
57006
57007
57008
57009
57010
57011
57012
57013
57014
57015
57016
57017
57018
57019
57020
57021
57022
57023
57024
57025
57026
57027
57028
57029
57030
57031
57032
57033
57034
57035
57036
57037
57038
57039
57040
57041
57042
57043
57044
57045
57046
57047
57048
57049
57050
57051
57052
57053
57054
57055
57056
57057
57058
57059
57060
57061
57062
57063
57064
57065
57066
57067
57068
57069
57070
57071
57072
57073
57074
57075
57076
57077
57078
57079
57080
57081
57082
57083
57084
57085
57086
57087
57088
57089
57090
57091
57092
57093
57094
57095
57096
57097
57098
57099
57100
57101
57102
57103
57104
57105
57106
57107
57108
57109
57110
57111
57112
57113
57114
57115
57116
57117
57118
57119
57120
57121
57122
57123
57124
57125
57126
57127
57128
57129
57130
57131
57132
57133
57134
57135
57136
57137
57138
57139
57140
57141
57142
57143
57144
57145
57146
57147
57148
57149
57150
57151
57152
57153
57154
57155
57156
57157
57158
57159
57160
57161
57162
57163
57164
57165
57166
57167
57168
57169
57170
57171
57172
57173
57174
57175
57176
57177
57178
57179
57180
57181
57182
57183
57184
57185
57186
57187
57188
57189
57190
57191
57192
57193
57194
57195
57196
57197
57198
57199
57200
57201
57202
57203
57204
57205
57206
57207
57208
57209
57210
57211
57212
57213
57214
57215
57216
57217
57218
57219
57220
57221
57222
57223
57224
57225
57226
57227
57228
57229
57230
57231
57232
57233
57234
57235
57236
57237
57238
57239
57240
57241
57242
57243
57244
57245
57246
57247
57248
57249
57250
57251
57252
57253
57254
57255
57256
57257
57258
57259
57260
57261
57262
57263
57264
57265
57266
57267
57268
57269
57270
57271
57272
57273
57274
57275
57276
57277
57278
57279
57280
57281
57282
57283
57284
57285
57286
57287
57288
57289
57290
57291
57292
57293
57294
57295
57296
57297
57298
57299
57300
57301
57302
57303
57304
57305
57306
57307
57308
57309
57310
57311
57312
57313
57314
57315
57316
57317
57318
57319
57320
57321
57322
57323
57324
57325
57326
57327
57328
57329
57330
57331
57332
57333
57334
57335
57336
57337
57338
57339
57340
57341
57342
57343
57344
57345
57346
57347
57348
57349
57350
57351
57352
57353
57354
57355
57356
57357
57358
57359
57360
57361
57362
57363
57364
57365
57366
57367
57368
57369
57370
57371
57372
57373
57374
57375
57376
57377
57378
57379
57380
57381
57382
57383
57384
57385
57386
57387
57388
57389
57390
57391
57392
57393
57394
57395
57396
57397
57398
57399
57400
57401
57402
57403
57404
57405
57406
57407
57408
57409
57410
57411
57412
57413
57414
57415
57416
57417
57418
57419
57420
57421
57422
57423
57424
57425
57426
57427
57428
57429
57430
57431
57432
57433
57434
57435
57436
57437
57438
57439
57440
57441
57442
57443
57444
57445
57446
57447
57448
57449
57450
57451
57452
57453
57454
57455
57456
57457
57458
57459
57460
57461
57462
57463
57464
57465
57466
57467
57468
57469
57470
57471
57472
57473
57474
57475
57476
57477
57478
57479
57480
57481
57482
57483
57484
57485
57486
57487
57488
57489
57490
57491
57492
57493
57494
57495
57496
57497
57498
57499
57500
57501
57502
57503
57504
57505
57506
57507
57508
57509
57510
57511
57512
57513
57514
57515
57516
57517
57518
57519
57520
57521
57522
57523
57524
57525
57526
57527
57528
57529
57530
57531
57532
57533
57534
57535
57536
57537
57538
57539
57540
57541
57542
57543
57544
57545
57546
57547
57548
57549
57550
57551
57552
57553
57554
57555
57556
57557
57558
57559
57560
57561
57562
57563
57564
57565
57566
57567
57568
57569
57570
57571
57572
57573
57574
57575
57576
57577
57578
57579
57580
57581
57582
57583
57584
57585
57586
57587
57588
57589
57590
57591
57592
57593
57594
57595
57596
57597
57598
57599
57600
57601
57602
57603
57604
57605
57606
57607
57608
57609
57610
57611
57612
57613
57614
57615
57616
57617
57618
57619
57620
57621
57622
57623
57624
57625
57626
57627
57628
57629
57630
57631
57632
57633
57634
57635
57636
57637
57638
57639
57640
57641
57642
57643
57644
57645
57646
57647
57648
57649
57650
57651
57652
57653
57654
57655
57656
57657
57658
57659
57660
57661
57662
57663
57664
57665
57666
57667
57668
57669
57670
57671
57672
57673
57674
57675
57676
57677
57678
57679
57680
57681
57682
57683
57684
57685
57686
57687
57688
57689
57690
57691
57692
57693
57694
57695
57696
57697
57698
57699
57700
57701
57702
57703
57704
57705
57706
57707
57708
57709
57710
57711
57712
57713
57714
57715
57716
57717
57718
57719
57720
57721
57722
57723
57724
57725
57726
57727
57728
57729
57730
57731
57732
57733
57734
57735
57736
57737
57738
57739
57740
57741
57742
57743
57744
57745
57746
57747
57748
57749
57750
57751
57752
57753
57754
57755
57756
57757
57758
57759
57760
57761
57762
57763
57764
57765
57766
57767
57768
57769
57770
57771
57772
57773
57774
57775
57776
57777
57778
57779
57780
57781
57782
57783
57784
57785
57786
57787
57788
57789
57790
57791
57792
57793
57794
57795
57796
57797
57798
57799
57800
57801
57802
57803
57804
57805
57806
57807
57808
57809
57810
57811
57812
57813
57814
57815
57816
57817
57818
57819
57820
57821
57822
57823
57824
57825
57826
57827
57828
57829
57830
57831
57832
57833
57834
57835
57836
57837
57838
57839
57840
57841
57842
57843
57844
57845
57846
57847
57848
57849
57850
57851
57852
57853
57854
57855
57856
57857
57858
57859
57860
57861
57862
57863
57864
57865
57866
57867
57868
57869
57870
57871
57872
57873
57874
57875
57876
57877
57878
57879
57880
57881
57882
57883
57884
57885
57886
57887
57888
57889
57890
57891
57892
57893
57894
57895
57896
57897
57898
57899
57900
57901
57902
57903
57904
57905
57906
57907
57908
57909
57910
57911
57912
57913
57914
57915
57916
57917
57918
57919
57920
57921
57922
57923
57924
57925
57926
57927
57928
57929
57930
57931
57932
57933
57934
57935
57936
57937
57938
57939
57940
57941
57942
57943
57944
57945
57946
57947
57948
57949
57950
57951
57952
57953
57954
57955
57956
57957
57958
57959
57960
57961
57962
57963
57964
57965
57966
57967
57968
57969
57970
57971
57972
57973
57974
57975
57976
57977
57978
57979
57980
57981
57982
57983
57984
57985
57986
57987
57988
57989
57990
57991
57992
57993
57994
57995
57996
57997
57998
57999
58000
58001
58002
58003
58004
58005
58006
58007
58008
58009
58010
58011
58012
58013
58014
58015
58016
58017
58018
58019
58020
58021
58022
58023
58024
58025
58026
58027
58028
58029
58030
58031
58032
58033
58034
58035
58036
58037
58038
58039
58040
58041
58042
58043
58044
58045
58046
58047
58048
58049
58050
58051
58052
58053
58054
58055
58056
58057
58058
58059
58060
58061
58062
58063
58064
58065
58066
58067
58068
58069
58070
58071
58072
58073
58074
58075
58076
58077
58078
58079
58080
58081
58082
58083
58084
58085
58086
58087
58088
58089
58090
58091
58092
58093
58094
58095
58096
58097
58098
58099
58100
58101
58102
58103
58104
58105
58106
58107
58108
58109
58110
58111
58112
58113
58114
58115
58116
58117
58118
58119
58120
58121
58122
58123
58124
58125
58126
58127
58128
58129
58130
58131
58132
58133
58134
58135
58136
58137
58138
58139
58140
58141
58142
58143
58144
58145
58146
58147
58148
58149
58150
58151
58152
58153
58154
58155
58156
58157
58158
58159
58160
58161
58162
58163
58164
58165
58166
58167
58168
58169
58170
58171
58172
58173
58174
58175
58176
58177
58178
58179
58180
58181
58182
58183
58184
58185
58186
58187
58188
58189
58190
58191
58192
58193
58194
58195
58196
58197
58198
58199
58200
58201
58202
58203
58204
58205
58206
58207
58208
58209
58210
58211
58212
58213
58214
58215
58216
58217
58218
58219
58220
58221
58222
58223
58224
58225
58226
58227
58228
58229
58230
58231
58232
58233
58234
58235
58236
58237
58238
58239
58240
58241
58242
58243
58244
58245
58246
58247
58248
58249
58250
58251
58252
58253
58254
58255
58256
58257
58258
58259
58260
58261
58262
58263
58264
58265
58266
58267
58268
58269
58270
58271
58272
58273
58274
58275
58276
58277
58278
58279
58280
58281
58282
58283
58284
58285
58286
58287
58288
58289
58290
58291
58292
58293
58294
58295
58296
58297
58298
58299
58300
58301
58302
58303
58304
58305
58306
58307
58308
58309
58310
58311
58312
58313
58314
58315
58316
58317
58318
58319
58320
58321
58322
58323
58324
58325
58326
58327
58328
58329
58330
58331
58332
58333
58334
58335
58336
58337
58338
58339
58340
58341
58342
58343
58344
58345
58346
58347
58348
58349
58350
58351
58352
58353
58354
58355
58356
58357
58358
58359
58360
58361
58362
58363
58364
58365
58366
58367
58368
58369
58370
58371
58372
58373
58374
58375
58376
58377
58378
58379
58380
58381
58382
58383
58384
58385
58386
58387
58388
58389
58390
58391
58392
58393
58394
58395
58396
58397
58398
58399
58400
58401
58402
58403
58404
58405
58406
58407
58408
58409
58410
58411
58412
58413
58414
58415
58416
58417
58418
58419
58420
58421
58422
58423
58424
58425
58426
58427
58428
58429
58430
58431
58432
58433
58434
58435
58436
58437
58438
58439
58440
58441
58442
58443
58444
58445
58446
58447
58448
58449
58450
58451
58452
58453
58454
58455
58456
58457
58458
58459
58460
58461
58462
58463
58464
58465
58466
58467
58468
58469
58470
58471
58472
58473
58474
58475
58476
58477
58478
58479
58480
58481
58482
58483
58484
58485
58486
58487
58488
58489
58490
58491
58492
58493
58494
58495
58496
58497
58498
58499
58500
58501
58502
58503
58504
58505
58506
58507
58508
58509
58510
58511
58512
58513
58514
58515
58516
58517
58518
58519
58520
58521
58522
58523
58524
58525
58526
58527
58528
58529
58530
58531
58532
58533
58534
58535
58536
58537
58538
58539
58540
58541
58542
58543
58544
58545
58546
58547
58548
58549
58550
58551
58552
58553
58554
58555
58556
58557
58558
58559
58560
58561
58562
58563
58564
58565
58566
58567
58568
58569
58570
58571
58572
58573
58574
58575
58576
58577
58578
58579
58580
58581
58582
58583
58584
58585
58586
58587
58588
58589
58590
58591
58592
58593
58594
58595
58596
58597
58598
58599
58600
58601
58602
58603
58604
58605
58606
58607
58608
58609
58610
58611
58612
58613
58614
58615
58616
58617
58618
58619
58620
58621
58622
58623
58624
58625
58626
58627
58628
58629
58630
58631
58632
58633
58634
58635
58636
58637
58638
58639
58640
58641
58642
58643
58644
58645
58646
58647
58648
58649
58650
58651
58652
58653
58654
58655
58656
58657
58658
58659
58660
58661
58662
58663
58664
58665
58666
58667
58668
58669
58670
58671
58672
58673
58674
58675
58676
58677
58678
58679
58680
58681
58682
58683
58684
58685
58686
58687
58688
58689
58690
58691
58692
58693
58694
58695
58696
58697
58698
58699
58700
58701
58702
58703
58704
58705
58706
58707
58708
58709
58710
58711
58712
58713
58714
58715
58716
58717
58718
58719
58720
58721
58722
58723
58724
58725
58726
58727
58728
58729
58730
58731
58732
58733
58734
58735
58736
58737
58738
58739
58740
58741
58742
58743
58744
58745
58746
58747
58748
58749
58750
58751
58752
58753
58754
58755
58756
58757
58758
58759
58760
58761
58762
58763
58764
58765
58766
58767
58768
58769
58770
58771
58772
58773
58774
58775
58776
58777
58778
58779
58780
58781
58782
58783
58784
58785
58786
58787
58788
58789
58790
58791
58792
58793
58794
58795
58796
58797
58798
58799
58800
58801
58802
58803
58804
58805
58806
58807
58808
58809
58810
58811
58812
58813
58814
58815
58816
58817
58818
58819
58820
58821
58822
58823
58824
58825
58826
58827
58828
58829
58830
58831
58832
58833
58834
58835
58836
58837
58838
58839
58840
58841
58842
58843
58844
58845
58846
58847
58848
58849
58850
58851
58852
58853
58854
58855
58856
58857
58858
58859
58860
58861
58862
58863
58864
58865
58866
58867
58868
58869
58870
58871
58872
58873
58874
58875
58876
58877
58878
58879
58880
58881
58882
58883
58884
58885
58886
58887
58888
58889
58890
58891
58892
58893
58894
58895
58896
58897
58898
58899
58900
58901
58902
58903
58904
58905
58906
58907
58908
58909
58910
58911
58912
58913
58914
58915
58916
58917
58918
58919
58920
58921
58922
58923
58924
58925
58926
58927
58928
58929
58930
58931
58932
58933
58934
58935
58936
58937
58938
58939
58940
58941
58942
58943
58944
58945
58946
58947
58948
58949
58950
58951
58952
58953
58954
58955
58956
58957
58958
58959
58960
58961
58962
58963
58964
58965
58966
58967
58968
58969
58970
58971
58972
58973
58974
58975
58976
58977
58978
58979
58980
58981
58982
58983
58984
58985
58986
58987
58988
58989
58990
58991
58992
58993
58994
58995
58996
58997
58998
58999
59000
59001
59002
59003
59004
59005
59006
59007
59008
59009
59010
59011
59012
59013
59014
59015
59016
59017
59018
59019
59020
59021
59022
59023
59024
59025
59026
59027
59028
59029
59030
59031
59032
59033
59034
59035
59036
59037
59038
59039
59040
59041
59042
59043
59044
59045
59046
59047
59048
59049
59050
59051
59052
59053
59054
59055
59056
59057
59058
59059
59060
59061
59062
59063
59064
59065
59066
59067
59068
59069
59070
59071
59072
59073
59074
59075
59076
59077
59078
59079
59080
59081
59082
59083
59084
59085
59086
59087
59088
59089
59090
59091
59092
59093
59094
59095
59096
59097
59098
59099
59100
59101
59102
59103
59104
59105
59106
59107
59108
59109
59110
59111
59112
59113
59114
59115
59116
59117
59118
59119
59120
59121
59122
59123
59124
59125
59126
59127
59128
59129
59130
59131
59132
59133
59134
59135
59136
59137
59138
59139
59140
59141
59142
59143
59144
59145
59146
59147
59148
59149
59150
59151
59152
59153
59154
59155
59156
59157
59158
59159
59160
59161
59162
59163
59164
59165
59166
59167
59168
59169
59170
59171
59172
59173
59174
59175
59176
59177
59178
59179
59180
59181
59182
59183
59184
59185
59186
59187
59188
59189
59190
59191
59192
59193
59194
59195
59196
59197
59198
59199
59200
59201
59202
59203
59204
59205
59206
59207
59208
59209
59210
59211
59212
59213
59214
59215
59216
59217
59218
59219
59220
59221
59222
59223
59224
59225
59226
59227
59228
59229
59230
59231
59232
59233
59234
59235
59236
59237
59238
59239
59240
59241
59242
59243
59244
59245
59246
59247
59248
59249
59250
59251
59252
59253
59254
59255
59256
59257
59258
59259
59260
59261
59262
59263
59264
59265
59266
59267
59268
59269
59270
59271
59272
59273
59274
59275
59276
59277
59278
59279
59280
59281
59282
59283
59284
59285
59286
59287
59288
59289
59290
59291
59292
59293
59294
59295
59296
59297
59298
59299
59300
59301
59302
59303
59304
59305
59306
59307
59308
59309
59310
59311
59312
59313
59314
59315
59316
59317
59318
59319
59320
59321
59322
59323
59324
59325
59326
59327
59328
59329
59330
59331
59332
59333
59334
59335
59336
59337
59338
59339
59340
59341
59342
59343
59344
59345
59346
59347
59348
59349
59350
59351
59352
59353
59354
59355
59356
59357
59358
59359
59360
59361
59362
59363
59364
59365
59366
59367
59368
59369
59370
59371
59372
59373
59374
59375
59376
59377
59378
59379
59380
59381
59382
59383
59384
59385
59386
59387
59388
59389
59390
59391
59392
59393
59394
59395
59396
59397
59398
59399
59400
59401
59402
59403
59404
59405
59406
59407
59408
59409
59410
59411
59412
59413
59414
59415
59416
59417
59418
59419
59420
59421
59422
59423
59424
59425
59426
59427
59428
59429
59430
59431
59432
59433
59434
59435
59436
59437
59438
59439
59440
59441
59442
59443
59444
59445
59446
59447
59448
59449
59450
59451
59452
59453
59454
59455
59456
59457
59458
59459
59460
59461
59462
59463
59464
59465
59466
59467
59468
59469
59470
59471
59472
59473
59474
59475
59476
59477
59478
59479
59480
59481
59482
59483
59484
59485
59486
59487
59488
59489
59490
59491
59492
59493
59494
59495
59496
59497
59498
59499
59500
59501
59502
59503
59504
59505
59506
59507
59508
59509
59510
59511
59512
59513
59514
59515
59516
59517
59518
59519
59520
59521
59522
59523
59524
59525
59526
59527
59528
59529
59530
59531
59532
59533
59534
59535
59536
59537
59538
59539
59540
59541
59542
59543
59544
59545
59546
59547
59548
59549
59550
59551
59552
59553
59554
59555
59556
59557
59558
59559
59560
59561
59562
59563
59564
59565
59566
59567
59568
59569
59570
59571
59572
59573
59574
59575
59576
59577
59578
59579
59580
59581
59582
59583
59584
59585
59586
59587
59588
59589
59590
59591
59592
59593
59594
59595
59596
59597
59598
59599
59600
59601
59602
59603
59604
59605
59606
59607
59608
59609
59610
59611
59612
59613
59614
59615
59616
59617
59618
59619
59620
59621
59622
59623
59624
59625
59626
59627
59628
59629
59630
59631
59632
59633
59634
59635
59636
59637
59638
59639
59640
59641
59642
59643
59644
59645
59646
59647
59648
59649
59650
59651
59652
59653
59654
59655
59656
59657
59658
59659
59660
59661
59662
59663
59664
59665
59666
59667
59668
59669
59670
59671
59672
59673
59674
59675
59676
59677
59678
59679
59680
59681
59682
59683
59684
59685
59686
59687
59688
59689
59690
59691
59692
59693
59694
59695
59696
59697
59698
59699
59700
59701
59702
59703
59704
59705
59706
59707
59708
59709
59710
59711
59712
59713
59714
59715
59716
59717
59718
59719
59720
59721
59722
59723
59724
59725
59726
59727
59728
59729
59730
59731
59732
59733
59734
59735
59736
59737
59738
59739
59740
59741
59742
59743
59744
59745
59746
59747
59748
59749
59750
59751
59752
59753
59754
59755
59756
59757
59758
59759
59760
59761
59762
59763
59764
59765
59766
59767
59768
59769
59770
59771
59772
59773
59774
59775
59776
59777
59778
59779
59780
59781
59782
59783
59784
59785
59786
59787
59788
59789
59790
59791
59792
59793
59794
59795
59796
59797
59798
59799
59800
59801
59802
59803
59804
59805
59806
59807
59808
59809
59810
59811
59812
59813
59814
59815
59816
59817
59818
59819
59820
59821
59822
59823
59824
59825
59826
59827
59828
59829
59830
59831
59832
59833
59834
59835
59836
59837
59838
59839
59840
59841
59842
59843
59844
59845
59846
59847
59848
59849
59850
59851
59852
59853
59854
59855
59856
59857
59858
59859
59860
59861
59862
59863
59864
59865
59866
59867
59868
59869
59870
59871
59872
59873
59874
59875
59876
59877
59878
59879
59880
59881
59882
59883
59884
59885
59886
59887
59888
59889
59890
59891
59892
59893
59894
59895
59896
59897
59898
59899
59900
59901
59902
59903
59904
59905
59906
59907
59908
59909
59910
59911
59912
59913
59914
59915
59916
59917
59918
59919
59920
59921
59922
59923
59924
59925
59926
59927
59928
59929
59930
59931
59932
59933
59934
59935
59936
59937
59938
59939
59940
59941
59942
59943
59944
59945
59946
59947
59948
59949
59950
59951
59952
59953
59954
59955
59956
59957
59958
59959
59960
59961
59962
59963
59964
59965
59966
59967
59968
59969
59970
59971
59972
59973
59974
59975
59976
59977
59978
59979
59980
59981
59982
59983
59984
59985
59986
59987
59988
59989
59990
59991
59992
59993
59994
59995
59996
59997
59998
59999
60000
60001
60002
60003
60004
60005
60006
60007
60008
60009
60010
60011
60012
60013
60014
60015
60016
60017
60018
60019
60020
60021
60022
60023
60024
60025
60026
60027
60028
60029
60030
60031
60032
60033
60034
60035
60036
60037
60038
60039
60040
60041
60042
60043
60044
60045
60046
60047
60048
60049
60050
60051
60052
60053
60054
60055
60056
60057
60058
60059
60060
60061
60062
60063
60064
60065
60066
60067
60068
60069
60070
60071
60072
60073
60074
60075
60076
60077
60078
60079
60080
60081
60082
60083
60084
60085
60086
60087
60088
60089
60090
60091
60092
60093
60094
60095
60096
60097
60098
60099
60100
60101
60102
60103
60104
60105
60106
60107
60108
60109
60110
60111
60112
60113
60114
60115
60116
60117
60118
60119
60120
60121
60122
60123
60124
60125
60126
60127
60128
60129
60130
60131
60132
60133
60134
60135
60136
60137
60138
60139
60140
60141
60142
60143
60144
60145
60146
60147
60148
60149
60150
60151
60152
60153
60154
60155
60156
60157
60158
60159
60160
60161
60162
60163
60164
60165
60166
60167
60168
60169
60170
60171
60172
60173
60174
60175
60176
60177
60178
60179
60180
60181
60182
60183
60184
60185
60186
60187
60188
60189
60190
60191
60192
60193
60194
60195
60196
60197
60198
60199
60200
60201
60202
60203
60204
60205
60206
60207
60208
60209
60210
60211
60212
60213
60214
60215
60216
60217
60218
60219
60220
60221
60222
60223
60224
60225
60226
60227
60228
60229
60230
60231
60232
60233
60234
60235
60236
60237
60238
60239
60240
60241
60242
60243
60244
60245
60246
60247
60248
60249
60250
60251
60252
60253
60254
60255
60256
60257
60258
60259
60260
60261
60262
60263
60264
60265
60266
60267
60268
60269
60270
60271
60272
60273
60274
60275
60276
60277
60278
60279
60280
60281
60282
60283
60284
60285
60286
60287
60288
60289
60290
60291
60292
60293
60294
60295
60296
60297
60298
60299
60300
60301
60302
60303
60304
60305
60306
60307
60308
60309
60310
60311
60312
60313
60314
60315
60316
60317
60318
60319
60320
60321
60322
60323
60324
60325
60326
60327
60328
60329
60330
60331
60332
60333
60334
60335
60336
60337
60338
60339
60340
60341
60342
60343
60344
60345
60346
60347
60348
60349
60350
60351
60352
60353
60354
60355
60356
60357
60358
60359
60360
60361
60362
60363
60364
60365
60366
60367
60368
60369
60370
60371
60372
60373
60374
60375
60376
60377
60378
60379
60380
60381
60382
60383
60384
60385
60386
60387
60388
60389
60390
60391
60392
60393
60394
60395
60396
60397
60398
60399
60400
60401
60402
60403
60404
60405
60406
60407
60408
60409
60410
60411
60412
60413
60414
60415
60416
60417
60418
60419
60420
60421
60422
60423
60424
60425
60426
60427
60428
60429
60430
60431
60432
60433
60434
60435
60436
60437
60438
60439
60440
60441
60442
60443
60444
60445
60446
60447
60448
60449
60450
60451
60452
60453
60454
60455
60456
60457
60458
60459
60460
60461
60462
60463
60464
60465
60466
60467
60468
60469
60470
60471
60472
60473
60474
60475
60476
60477
60478
60479
60480
60481
60482
60483
60484
60485
60486
60487
60488
60489
60490
60491
60492
60493
60494
60495
60496
60497
60498
60499
60500
60501
60502
60503
60504
60505
60506
60507
60508
60509
60510
60511
60512
60513
60514
60515
60516
60517
60518
60519
60520
60521
60522
60523
60524
60525
60526
60527
60528
60529
60530
60531
60532
60533
60534
60535
60536
60537
60538
60539
60540
60541
60542
60543
60544
60545
60546
60547
60548
60549
60550
60551
60552
60553
60554
60555
60556
60557
60558
60559
60560
60561
60562
60563
60564
60565
60566
60567
60568
60569
60570
60571
60572
60573
60574
60575
60576
60577
60578
60579
60580
60581
60582
60583
60584
60585
60586
60587
60588
60589
60590
60591
60592
60593
60594
60595
60596
60597
60598
60599
60600
60601
60602
60603
60604
60605
60606
60607
60608
60609
60610
60611
60612
60613
60614
60615
60616
60617
60618
60619
60620
60621
60622
60623
60624
60625
60626
60627
60628
60629
60630
60631
60632
60633
60634
60635
60636
60637
60638
60639
60640
60641
60642
60643
60644
60645
60646
60647
60648
60649
60650
60651
60652
60653
60654
60655
60656
60657
60658
60659
60660
60661
60662
60663
60664
60665
60666
60667
60668
60669
60670
60671
60672
60673
60674
60675
60676
60677
60678
60679
60680
60681
60682
60683
60684
60685
60686
60687
60688
60689
60690
60691
60692
60693
60694
60695
60696
60697
60698
60699
60700
60701
60702
60703
60704
60705
60706
60707
60708
60709
60710
60711
60712
60713
60714
60715
60716
60717
60718
60719
60720
60721
60722
60723
60724
60725
60726
60727
60728
60729
60730
60731
60732
60733
60734
60735
60736
60737
60738
60739
60740
60741
60742
60743
60744
60745
60746
60747
60748
60749
60750
60751
60752
60753
60754
60755
60756
60757
60758
60759
60760
60761
60762
60763
60764
60765
60766
60767
60768
60769
60770
60771
60772
60773
60774
60775
60776
60777
60778
60779
60780
60781
60782
60783
60784
60785
60786
60787
60788
60789
60790
60791
60792
60793
60794
60795
60796
60797
60798
60799
60800
60801
60802
60803
60804
60805
60806
60807
60808
60809
60810
60811
60812
60813
60814
60815
60816
60817
60818
60819
60820
60821
60822
60823
60824
60825
60826
60827
60828
60829
60830
60831
60832
60833
60834
60835
60836
60837
60838
60839
60840
60841
60842
60843
60844
60845
60846
60847
60848
60849
60850
60851
60852
60853
60854
60855
60856
60857
60858
60859
60860
60861
60862
60863
60864
60865
60866
60867
60868
60869
60870
60871
60872
60873
60874
60875
60876
60877
60878
60879
60880
60881
60882
60883
60884
60885
60886
60887
60888
60889
60890
60891
60892
60893
60894
60895
60896
60897
60898
60899
60900
60901
60902
60903
60904
60905
60906
60907
60908
60909
60910
60911
60912
60913
60914
60915
60916
60917
60918
60919
60920
60921
60922
60923
60924
60925
60926
60927
60928
60929
60930
60931
60932
60933
60934
60935
60936
60937
60938
60939
60940
60941
60942
60943
60944
60945
60946
60947
60948
60949
60950
60951
60952
60953
60954
60955
60956
60957
60958
60959
60960
60961
60962
60963
60964
60965
60966
60967
60968
60969
60970
60971
60972
60973
60974
60975
60976
60977
60978
60979
60980
60981
60982
60983
60984
60985
60986
60987
60988
60989
60990
60991
60992
60993
60994
60995
60996
60997
60998
60999
61000
61001
61002
61003
61004
61005
61006
61007
61008
61009
61010
61011
61012
61013
61014
61015
61016
61017
61018
61019
61020
61021
61022
61023
61024
61025
61026
61027
61028
61029
61030
61031
61032
61033
61034
61035
61036
61037
61038
61039
61040
61041
61042
61043
61044
61045
61046
61047
61048
61049
61050
61051
61052
61053
61054
61055
61056
61057
61058
61059
61060
61061
61062
61063
61064
61065
61066
61067
61068
61069
61070
61071
61072
61073
61074
61075
61076
61077
61078
61079
61080
61081
61082
61083
61084
61085
61086
61087
61088
61089
61090
61091
61092
61093
61094
61095
61096
61097
61098
61099
61100
61101
61102
61103
61104
61105
61106
61107
61108
61109
61110
61111
61112
61113
61114
61115
61116
61117
61118
61119
61120
61121
61122
61123
61124
61125
61126
61127
61128
61129
61130
61131
61132
61133
61134
61135
61136
61137
61138
61139
61140
61141
61142
61143
61144
61145
61146
61147
61148
61149
61150
61151
61152
61153
61154
61155
61156
61157
61158
61159
61160
61161
61162
61163
61164
61165
61166
61167
61168
61169
61170
61171
61172
61173
61174
61175
61176
61177
61178
61179
61180
61181
61182
61183
61184
61185
61186
61187
61188
61189
61190
61191
61192
61193
61194
61195
61196
61197
61198
61199
61200
61201
61202
61203
61204
61205
61206
61207
61208
61209
61210
61211
61212
61213
61214
61215
61216
61217
61218
61219
61220
61221
61222
61223
61224
61225
61226
61227
61228
61229
61230
61231
61232
61233
61234
61235
61236
61237
61238
61239
61240
61241
61242
61243
61244
61245
61246
61247
61248
61249
61250
61251
61252
61253
61254
61255
61256
61257
61258
61259
61260
61261
61262
61263
61264
61265
61266
61267
61268
61269
61270
61271
61272
61273
61274
61275
61276
61277
61278
61279
61280
61281
61282
61283
61284
61285
61286
61287
61288
61289
61290
61291
61292
61293
61294
61295
61296
61297
61298
61299
61300
61301
61302
61303
61304
61305
61306
61307
61308
61309
61310
61311
61312
61313
61314
61315
61316
61317
61318
61319
61320
61321
61322
61323
61324
61325
61326
61327
61328
61329
61330
61331
61332
61333
61334
61335
61336
61337
61338
61339
61340
61341
61342
61343
61344
61345
61346
61347
61348
61349
61350
61351
61352
61353
61354
61355
61356
61357
61358
61359
61360
61361
61362
61363
61364
61365
61366
61367
61368
61369
61370
61371
61372
61373
61374
61375
61376
61377
61378
61379
61380
61381
61382
61383
61384
61385
61386
61387
61388
61389
61390
61391
61392
61393
61394
61395
61396
61397
61398
61399
61400
61401
61402
61403
61404
61405
61406
61407
61408
61409
61410
61411
61412
61413
61414
61415
61416
61417
61418
61419
61420
61421
61422
61423
61424
61425
61426
61427
61428
61429
61430
61431
61432
61433
61434
61435
61436
61437
61438
61439
61440
61441
61442
61443
61444
61445
61446
61447
61448
61449
61450
61451
61452
61453
61454
61455
61456
61457
61458
61459
61460
61461
61462
61463
61464
61465
61466
61467
61468
61469
61470
61471
61472
61473
61474
61475
61476
61477
61478
61479
61480
61481
61482
61483
61484
61485
61486
61487
61488
61489
61490
61491
61492
61493
61494
61495
61496
61497
61498
61499
61500
61501
61502
61503
61504
61505
61506
61507
61508
61509
61510
61511
61512
61513
61514
61515
61516
61517
61518
61519
61520
61521
61522
61523
61524
61525
61526
61527
61528
61529
61530
61531
61532
61533
61534
61535
61536
61537
61538
61539
61540
61541
61542
61543
61544
61545
61546
61547
61548
61549
61550
61551
61552
61553
61554
61555
61556
61557
61558
61559
61560
61561
61562
61563
61564
61565
61566
61567
61568
61569
61570
61571
61572
61573
61574
61575
61576
61577
61578
61579
61580
61581
61582
61583
61584
61585
61586
61587
61588
61589
61590
61591
61592
61593
61594
61595
61596
61597
61598
61599
61600
61601
61602
61603
61604
61605
61606
61607
61608
61609
61610
61611
61612
61613
61614
61615
61616
61617
61618
61619
61620
61621
61622
61623
61624
61625
61626
61627
61628
61629
61630
61631
61632
61633
61634
61635
61636
61637
61638
61639
61640
61641
61642
61643
61644
61645
61646
61647
61648
61649
61650
61651
61652
61653
61654
61655
61656
61657
61658
61659
61660
61661
61662
61663
61664
61665
61666
61667
61668
61669
61670
61671
61672
61673
61674
61675
61676
61677
61678
61679
61680
61681
61682
61683
61684
61685
61686
61687
61688
61689
61690
61691
61692
61693
61694
61695
61696
61697
61698
61699
61700
61701
61702
61703
61704
61705
61706
61707
61708
61709
61710
61711
61712
61713
61714
61715
61716
61717
61718
61719
61720
61721
61722
61723
61724
61725
61726
61727
61728
61729
61730
61731
61732
61733
61734
61735
61736
61737
61738
61739
61740
61741
61742
61743
61744
61745
61746
61747
61748
61749
61750
61751
61752
61753
61754
61755
61756
61757
61758
61759
61760
61761
61762
61763
61764
61765
61766
61767
61768
61769
61770
61771
61772
61773
61774
61775
61776
61777
61778
61779
61780
61781
61782
61783
61784
61785
61786
61787
61788
61789
61790
61791
61792
61793
61794
61795
61796
61797
61798
61799
61800
61801
61802
61803
61804
61805
61806
61807
61808
61809
61810
61811
61812
61813
61814
61815
61816
61817
61818
61819
61820
61821
61822
61823
61824
61825
61826
61827
61828
61829
61830
61831
61832
61833
61834
61835
61836
61837
61838
61839
61840
61841
61842
61843
61844
61845
61846
61847
61848
61849
61850
61851
61852
61853
61854
61855
61856
61857
61858
61859
61860
61861
61862
61863
61864
61865
61866
61867
61868
61869
61870
61871
61872
61873
61874
61875
61876
61877
61878
61879
61880
61881
61882
61883
61884
61885
61886
61887
61888
61889
61890
61891
61892
61893
61894
61895
61896
61897
61898
61899
61900
61901
61902
61903
61904
61905
61906
61907
61908
61909
61910
61911
61912
61913
61914
61915
61916
61917
61918
61919
61920
61921
61922
61923
61924
61925
61926
61927
61928
61929
61930
61931
61932
61933
61934
61935
61936
61937
61938
61939
61940
61941
61942
61943
61944
61945
61946
61947
61948
61949
61950
61951
61952
61953
61954
61955
61956
61957
61958
61959
61960
61961
61962
61963
61964
61965
61966
61967
61968
61969
61970
61971
61972
61973
61974
61975
61976
61977
61978
61979
61980
61981
61982
61983
61984
61985
61986
61987
61988
61989
61990
61991
61992
61993
61994
61995
61996
61997
61998
61999
62000
62001
62002
62003
62004
62005
62006
62007
62008
62009
62010
62011
62012
62013
62014
62015
62016
62017
62018
62019
62020
62021
62022
62023
62024
62025
62026
62027
62028
62029
62030
62031
62032
62033
62034
62035
62036
62037
62038
62039
62040
62041
62042
62043
62044
62045
62046
62047
62048
62049
62050
62051
62052
62053
62054
62055
62056
62057
62058
62059
62060
62061
62062
62063
62064
62065
62066
62067
62068
62069
62070
62071
62072
62073
62074
62075
62076
62077
62078
62079
62080
62081
62082
62083
62084
62085
62086
62087
62088
62089
62090
62091
62092
62093
62094
62095
62096
62097
62098
62099
62100
62101
62102
62103
62104
62105
62106
62107
62108
62109
62110
62111
62112
62113
62114
62115
62116
62117
62118
62119
62120
62121
62122
62123
62124
62125
62126
62127
62128
62129
62130
62131
62132
62133
62134
62135
62136
62137
62138
62139
62140
62141
62142
62143
62144
62145
62146
62147
62148
62149
62150
62151
62152
62153
62154
62155
62156
62157
62158
62159
62160
62161
62162
62163
62164
62165
62166
62167
62168
62169
62170
62171
62172
62173
62174
62175
62176
62177
62178
62179
62180
62181
62182
62183
62184
62185
62186
62187
62188
62189
62190
62191
62192
62193
62194
62195
62196
62197
62198
62199
62200
62201
62202
62203
62204
62205
62206
62207
62208
62209
62210
62211
62212
62213
62214
62215
62216
62217
62218
62219
62220
62221
62222
62223
62224
62225
62226
62227
62228
62229
62230
62231
62232
62233
62234
62235
62236
62237
62238
62239
62240
62241
62242
62243
62244
62245
62246
62247
62248
62249
62250
62251
62252
62253
62254
62255
62256
62257
62258
62259
62260
62261
62262
62263
62264
62265
62266
62267
62268
62269
62270
62271
62272
62273
62274
62275
62276
62277
62278
62279
62280
62281
62282
62283
62284
62285
62286
62287
62288
62289
62290
62291
62292
62293
62294
62295
62296
62297
62298
62299
62300
62301
62302
62303
62304
62305
62306
62307
62308
62309
62310
62311
62312
62313
62314
62315
62316
62317
62318
62319
62320
62321
62322
62323
62324
62325
62326
62327
62328
62329
62330
62331
62332
62333
62334
62335
62336
62337
62338
62339
62340
62341
62342
62343
62344
62345
62346
62347
62348
62349
62350
62351
62352
62353
62354
62355
62356
62357
62358
62359
62360
62361
62362
62363
62364
62365
62366
62367
62368
62369
62370
62371
62372
62373
62374
62375
62376
62377
62378
62379
62380
62381
62382
62383
62384
62385
62386
62387
62388
62389
62390
62391
62392
62393
62394
62395
62396
62397
62398
62399
62400
62401
62402
62403
62404
62405
62406
62407
62408
62409
62410
62411
62412
62413
62414
62415
62416
62417
62418
62419
62420
62421
62422
62423
62424
62425
62426
62427
62428
62429
62430
62431
62432
62433
62434
62435
62436
62437
62438
62439
62440
62441
62442
62443
62444
62445
62446
62447
62448
62449
62450
62451
62452
62453
62454
62455
62456
62457
62458
62459
62460
62461
62462
62463
62464
62465
62466
62467
62468
62469
62470
62471
62472
62473
62474
62475
62476
62477
62478
62479
62480
62481
62482
62483
62484
62485
62486
62487
62488
62489
62490
62491
62492
62493
62494
62495
62496
62497
62498
62499
62500
62501
62502
62503
62504
62505
62506
62507
62508
62509
62510
62511
62512
62513
62514
62515
62516
62517
62518
62519
62520
62521
62522
62523
62524
62525
62526
62527
62528
62529
62530
62531
62532
62533
62534
62535
62536
62537
62538
62539
62540
62541
62542
62543
62544
62545
62546
62547
62548
62549
62550
62551
62552
62553
62554
62555
62556
62557
62558
62559
62560
62561
62562
62563
62564
62565
62566
62567
62568
62569
62570
62571
62572
62573
62574
62575
62576
62577
62578
62579
62580
62581
62582
62583
62584
62585
62586
62587
62588
62589
62590
62591
62592
62593
62594
62595
62596
62597
62598
62599
62600
62601
62602
62603
62604
62605
62606
62607
62608
62609
62610
62611
62612
62613
62614
62615
62616
62617
62618
62619
62620
62621
62622
62623
62624
62625
62626
62627
62628
62629
62630
62631
62632
62633
62634
62635
62636
62637
62638
62639
62640
62641
62642
62643
62644
62645
62646
62647
62648
62649
62650
62651
62652
62653
62654
62655
62656
62657
62658
62659
62660
62661
62662
62663
62664
62665
62666
62667
62668
62669
62670
62671
62672
62673
62674
62675
62676
62677
62678
62679
62680
62681
62682
62683
62684
62685
62686
62687
62688
62689
62690
62691
62692
62693
62694
62695
62696
62697
62698
62699
62700
62701
62702
62703
62704
62705
62706
62707
62708
62709
62710
62711
62712
62713
62714
62715
62716
62717
62718
62719
62720
62721
62722
62723
62724
62725
62726
62727
62728
62729
62730
62731
62732
62733
62734
62735
62736
62737
62738
62739
62740
62741
62742
62743
62744
62745
62746
62747
62748
62749
62750
62751
62752
62753
62754
62755
62756
62757
62758
62759
62760
62761
62762
62763
62764
62765
62766
62767
62768
62769
62770
62771
62772
62773
62774
62775
62776
62777
62778
62779
62780
62781
62782
62783
62784
62785
62786
62787
62788
62789
62790
62791
62792
62793
62794
62795
62796
62797
62798
62799
62800
62801
62802
62803
62804
62805
62806
62807
62808
62809
62810
62811
62812
62813
62814
62815
62816
62817
62818
62819
62820
62821
62822
62823
62824
62825
62826
62827
62828
62829
62830
62831
62832
62833
62834
62835
62836
62837
62838
62839
62840
62841
62842
62843
62844
62845
62846
62847
62848
62849
62850
62851
62852
62853
62854
62855
62856
62857
62858
62859
62860
62861
62862
62863
62864
62865
62866
62867
62868
62869
62870
62871
62872
62873
62874
62875
62876
62877
62878
62879
62880
62881
62882
62883
62884
62885
62886
62887
62888
62889
62890
62891
62892
62893
62894
62895
62896
62897
62898
62899
62900
62901
62902
62903
62904
62905
62906
62907
62908
62909
62910
62911
62912
62913
62914
62915
62916
62917
62918
62919
62920
62921
62922
62923
62924
62925
62926
62927
62928
62929
62930
62931
62932
62933
62934
62935
62936
62937
62938
62939
62940
62941
62942
62943
62944
62945
62946
62947
62948
62949
62950
62951
62952
62953
62954
62955
62956
62957
62958
62959
62960
62961
62962
62963
62964
62965
62966
62967
62968
62969
62970
62971
62972
62973
62974
62975
62976
62977
62978
62979
62980
62981
62982
62983
62984
62985
62986
62987
62988
62989
62990
62991
62992
62993
62994
62995
62996
62997
62998
62999
63000
63001
63002
63003
63004
63005
63006
63007
63008
63009
63010
63011
63012
63013
63014
63015
63016
63017
63018
63019
63020
63021
63022
63023
63024
63025
63026
63027
63028
63029
63030
63031
63032
63033
63034
63035
63036
63037
63038
63039
63040
63041
63042
63043
63044
63045
63046
63047
63048
63049
63050
63051
63052
63053
63054
63055
63056
63057
63058
63059
63060
63061
63062
63063
63064
63065
63066
63067
63068
63069
63070
63071
63072
63073
63074
63075
63076
63077
63078
63079
63080
63081
63082
63083
63084
63085
63086
63087
63088
63089
63090
63091
63092
63093
63094
63095
63096
63097
63098
63099
63100
63101
63102
63103
63104
63105
63106
63107
63108
63109
63110
63111
63112
63113
63114
63115
63116
63117
63118
63119
63120
63121
63122
63123
63124
63125
63126
63127
63128
63129
63130
63131
63132
63133
63134
63135
63136
63137
63138
63139
63140
63141
63142
63143
63144
63145
63146
63147
63148
63149
63150
63151
63152
63153
63154
63155
63156
63157
63158
63159
63160
63161
63162
63163
63164
63165
63166
63167
63168
63169
63170
63171
63172
63173
63174
63175
63176
63177
63178
63179
63180
63181
63182
63183
63184
63185
63186
63187
63188
63189
63190
63191
63192
63193
63194
63195
63196
63197
63198
63199
63200
63201
63202
63203
63204
63205
63206
63207
63208
63209
63210
63211
63212
63213
63214
63215
63216
63217
63218
63219
63220
63221
63222
63223
63224
63225
63226
63227
63228
63229
63230
63231
63232
63233
63234
63235
63236
63237
63238
63239
63240
63241
63242
63243
63244
63245
63246
63247
63248
63249
63250
63251
63252
63253
63254
63255
63256
63257
63258
63259
63260
63261
63262
63263
63264
63265
63266
63267
63268
63269
63270
63271
63272
63273
63274
63275
63276
63277
63278
63279
63280
63281
63282
63283
63284
63285
63286
63287
63288
63289
63290
63291
63292
63293
63294
63295
63296
63297
63298
63299
63300
63301
63302
63303
63304
63305
63306
63307
63308
63309
63310
63311
63312
63313
63314
63315
63316
63317
63318
63319
63320
63321
63322
63323
63324
63325
63326
63327
63328
63329
63330
63331
63332
63333
63334
63335
63336
63337
63338
63339
63340
63341
63342
63343
63344
63345
63346
63347
63348
63349
63350
63351
63352
63353
63354
63355
63356
63357
63358
63359
63360
63361
63362
63363
63364
63365
63366
63367
63368
63369
63370
63371
63372
63373
63374
63375
63376
63377
63378
63379
63380
63381
63382
63383
63384
63385
63386
63387
63388
63389
63390
63391
63392
63393
63394
63395
63396
63397
63398
63399
63400
63401
63402
63403
63404
63405
63406
63407
63408
63409
63410
63411
63412
63413
63414
63415
63416
63417
63418
63419
63420
63421
63422
63423
63424
63425
63426
63427
63428
63429
63430
63431
63432
63433
63434
63435
63436
63437
63438
63439
63440
63441
63442
63443
63444
63445
63446
63447
63448
63449
63450
63451
63452
63453
63454
63455
63456
63457
63458
63459
63460
63461
63462
63463
63464
63465
63466
63467
63468
63469
63470
63471
63472
63473
63474
63475
63476
63477
63478
63479
63480
63481
63482
63483
63484
63485
63486
63487
63488
63489
63490
63491
63492
63493
63494
63495
63496
63497
63498
63499
63500
63501
63502
63503
63504
63505
63506
63507
63508
63509
63510
63511
63512
63513
63514
63515
63516
63517
63518
63519
63520
63521
63522
63523
63524
63525
63526
63527
63528
63529
63530
63531
63532
63533
63534
63535
63536
63537
63538
63539
63540
63541
63542
63543
63544
63545
63546
63547
63548
63549
63550
63551
63552
63553
63554
63555
63556
63557
63558
63559
63560
63561
63562
63563
63564
63565
63566
63567
63568
63569
63570
63571
63572
63573
63574
63575
63576
63577
63578
63579
63580
63581
63582
63583
63584
63585
63586
63587
63588
63589
63590
63591
63592
63593
63594
63595
63596
63597
63598
63599
63600
63601
63602
63603
63604
63605
63606
63607
63608
63609
63610
63611
63612
63613
63614
63615
63616
63617
63618
63619
63620
63621
63622
63623
63624
63625
63626
63627
63628
63629
63630
63631
63632
63633
63634
63635
63636
63637
63638
63639
63640
63641
63642
63643
63644
63645
63646
63647
63648
63649
63650
63651
63652
63653
63654
63655
63656
63657
63658
63659
63660
63661
63662
63663
63664
63665
63666
63667
63668
63669
63670
63671
63672
63673
63674
63675
63676
63677
63678
63679
63680
63681
63682
63683
63684
63685
63686
63687
63688
63689
63690
63691
63692
63693
63694
63695
63696
63697
63698
63699
63700
63701
63702
63703
63704
63705
63706
63707
63708
63709
63710
63711
63712
63713
63714
63715
63716
63717
63718
63719
63720
63721
63722
63723
63724
63725
63726
63727
63728
63729
63730
63731
63732
63733
63734
63735
63736
63737
63738
63739
63740
63741
63742
63743
63744
63745
63746
63747
63748
63749
63750
63751
63752
63753
63754
63755
63756
63757
63758
63759
63760
63761
63762
63763
63764
63765
63766
63767
63768
63769
63770
63771
63772
63773
63774
63775
63776
63777
63778
63779
63780
63781
63782
63783
63784
63785
63786
63787
63788
63789
63790
63791
63792
63793
63794
63795
63796
63797
63798
63799
63800
63801
63802
63803
63804
63805
63806
63807
63808
63809
63810
63811
63812
63813
63814
63815
63816
63817
63818
63819
63820
63821
63822
63823
63824
63825
63826
63827
63828
63829
63830
63831
63832
63833
63834
63835
63836
63837
63838
63839
63840
63841
63842
63843
63844
63845
63846
63847
63848
63849
63850
63851
63852
63853
63854
63855
63856
63857
63858
63859
63860
63861
63862
63863
63864
63865
63866
63867
63868
63869
63870
63871
63872
63873
63874
63875
63876
63877
63878
63879
63880
63881
63882
63883
63884
63885
63886
63887
63888
63889
63890
63891
63892
63893
63894
63895
63896
63897
63898
63899
63900
63901
63902
63903
63904
63905
63906
63907
63908
63909
63910
63911
63912
63913
63914
63915
63916
63917
63918
63919
63920
63921
63922
63923
63924
63925
63926
63927
63928
63929
63930
63931
63932
63933
63934
63935
63936
63937
63938
63939
63940
63941
63942
63943
63944
63945
63946
63947
63948
63949
63950
63951
63952
63953
63954
63955
63956
63957
63958
63959
63960
63961
63962
63963
63964
63965
63966
63967
63968
63969
63970
63971
63972
63973
63974
63975
63976
63977
63978
63979
63980
63981
63982
63983
63984
63985
63986
63987
63988
63989
63990
63991
63992
63993
63994
63995
63996
63997
63998
63999
64000
64001
64002
64003
64004
64005
64006
64007
64008
64009
64010
64011
64012
64013
64014
64015
64016
64017
64018
64019
64020
64021
64022
64023
64024
64025
64026
64027
64028
64029
64030
64031
64032
64033
64034
64035
64036
64037
64038
64039
64040
64041
64042
64043
64044
64045
64046
64047
64048
64049
64050
64051
64052
64053
64054
64055
64056
64057
64058
64059
64060
64061
64062
64063
64064
64065
64066
64067
64068
64069
64070
64071
64072
64073
64074
64075
64076
64077
64078
64079
64080
64081
64082
64083
64084
64085
64086
64087
64088
64089
64090
64091
64092
64093
64094
64095
64096
64097
64098
64099
64100
64101
64102
64103
64104
64105
64106
64107
64108
64109
64110
64111
64112
64113
64114
64115
64116
64117
64118
64119
64120
64121
64122
64123
64124
64125
64126
64127
64128
64129
64130
64131
64132
64133
64134
64135
64136
64137
64138
64139
64140
64141
64142
64143
64144
64145
64146
64147
64148
64149
64150
64151
64152
64153
64154
64155
64156
64157
64158
64159
64160
64161
64162
64163
64164
64165
64166
64167
64168
64169
64170
64171
64172
64173
64174
64175
64176
64177
64178
64179
64180
64181
64182
64183
64184
64185
64186
64187
64188
64189
64190
64191
64192
64193
64194
64195
64196
64197
64198
64199
64200
64201
64202
64203
64204
64205
64206
64207
64208
64209
64210
64211
64212
64213
64214
64215
64216
64217
64218
64219
64220
64221
64222
64223
64224
64225
64226
64227
64228
64229
64230
64231
64232
64233
64234
64235
64236
64237
64238
64239
64240
64241
64242
64243
64244
64245
64246
64247
64248
64249
64250
64251
64252
64253
64254
64255
64256
64257
64258
64259
64260
64261
64262
64263
64264
64265
64266
64267
64268
64269
64270
64271
64272
64273
64274
64275
64276
64277
64278
64279
64280
64281
64282
64283
64284
64285
64286
64287
64288
64289
64290
64291
64292
64293
64294
64295
64296
64297
64298
64299
64300
64301
64302
64303
64304
64305
64306
64307
64308
64309
64310
64311
64312
64313
64314
64315
64316
64317
64318
64319
64320
64321
64322
64323
64324
64325
64326
64327
64328
64329
64330
64331
64332
64333
64334
64335
64336
64337
64338
64339
64340
64341
64342
64343
64344
64345
64346
64347
64348
64349
64350
64351
64352
64353
64354
64355
64356
64357
64358
64359
64360
64361
64362
64363
64364
64365
64366
64367
64368
64369
64370
64371
64372
64373
64374
64375
64376
64377
64378
64379
64380
64381
64382
64383
64384
64385
64386
64387
64388
64389
64390
64391
64392
64393
64394
64395
64396
64397
64398
64399
64400
64401
64402
64403
64404
64405
64406
64407
64408
64409
64410
64411
64412
64413
64414
64415
64416
64417
64418
64419
64420
64421
64422
64423
64424
64425
64426
64427
64428
64429
64430
64431
64432
64433
64434
64435
64436
64437
64438
64439
64440
64441
64442
64443
64444
64445
64446
64447
64448
64449
64450
64451
64452
64453
64454
64455
64456
64457
64458
64459
64460
64461
64462
64463
64464
64465
64466
64467
64468
64469
64470
64471
64472
64473
64474
64475
64476
64477
64478
64479
64480
64481
64482
64483
64484
64485
64486
64487
64488
64489
64490
64491
64492
64493
64494
64495
64496
64497
64498
64499
64500
64501
64502
64503
64504
64505
64506
64507
64508
64509
64510
64511
64512
64513
64514
64515
64516
64517
64518
64519
64520
64521
64522
64523
64524
64525
64526
64527
64528
64529
64530
64531
64532
64533
64534
64535
64536
64537
64538
64539
64540
64541
64542
64543
64544
64545
64546
64547
64548
64549
64550
64551
64552
64553
64554
64555
64556
64557
64558
64559
64560
64561
64562
64563
64564
64565
64566
64567
64568
64569
64570
64571
64572
64573
64574
64575
64576
64577
64578
64579
64580
64581
64582
64583
64584
64585
64586
64587
64588
64589
64590
64591
64592
64593
64594
64595
64596
64597
64598
64599
64600
64601
64602
64603
64604
64605
64606
64607
64608
64609
64610
64611
64612
64613
64614
64615
64616
64617
64618
64619
64620
64621
64622
64623
64624
64625
64626
64627
64628
64629
64630
64631
64632
64633
64634
64635
64636
64637
64638
64639
64640
64641
64642
64643
64644
64645
64646
64647
64648
64649
64650
64651
64652
64653
64654
64655
64656
64657
64658
64659
64660
64661
64662
64663
64664
64665
64666
64667
64668
64669
64670
64671
64672
64673
64674
64675
64676
64677
64678
64679
64680
64681
64682
64683
64684
64685
64686
64687
64688
64689
64690
64691
64692
64693
64694
64695
64696
64697
64698
64699
64700
64701
64702
64703
64704
64705
64706
64707
64708
64709
64710
64711
64712
64713
64714
64715
64716
64717
64718
64719
64720
64721
64722
64723
64724
64725
64726
64727
64728
64729
64730
64731
64732
64733
64734
64735
64736
64737
64738
64739
64740
64741
64742
64743
64744
64745
64746
64747
64748
64749
64750
64751
64752
64753
64754
64755
64756
64757
64758
64759
64760
64761
64762
64763
64764
64765
64766
64767
64768
64769
64770
64771
64772
64773
64774
64775
64776
64777
64778
64779
64780
64781
64782
64783
64784
64785
64786
64787
64788
64789
64790
64791
64792
64793
64794
64795
64796
64797
64798
64799
64800
64801
64802
64803
64804
64805
64806
64807
64808
64809
64810
64811
64812
64813
64814
64815
64816
64817
64818
64819
64820
64821
64822
64823
64824
64825
64826
64827
64828
64829
64830
64831
64832
64833
64834
64835
64836
64837
64838
64839
64840
64841
64842
64843
64844
64845
64846
64847
64848
64849
64850
64851
64852
64853
64854
64855
64856
64857
64858
64859
64860
64861
64862
64863
64864
64865
64866
64867
64868
64869
64870
64871
64872
64873
64874
64875
64876
64877
64878
64879
64880
64881
64882
64883
64884
64885
64886
64887
64888
64889
64890
64891
64892
64893
64894
64895
64896
64897
64898
64899
64900
64901
64902
64903
64904
64905
64906
64907
64908
64909
64910
64911
64912
64913
64914
64915
64916
64917
64918
64919
64920
64921
64922
64923
64924
64925
64926
64927
64928
64929
64930
64931
64932
64933
64934
64935
64936
64937
64938
64939
64940
64941
64942
64943
64944
64945
64946
64947
64948
64949
64950
64951
64952
64953
64954
64955
64956
64957
64958
64959
64960
64961
64962
64963
64964
64965
64966
64967
64968
64969
64970
64971
64972
64973
64974
64975
64976
64977
64978
64979
64980
64981
64982
64983
64984
64985
64986
64987
64988
64989
64990
64991
64992
64993
64994
64995
64996
64997
64998
64999
65000
65001
65002
65003
65004
65005
65006
65007
65008
65009
65010
65011
65012
65013
65014
65015
65016
65017
65018
65019
65020
65021
65022
65023
65024
65025
65026
65027
65028
65029
65030
65031
65032
65033
65034
65035
65036
65037
65038
65039
65040
65041
65042
65043
65044
65045
65046
65047
65048
65049
65050
65051
65052
65053
65054
65055
65056
65057
65058
65059
65060
65061
65062
65063
65064
65065
65066
65067
65068
65069
65070
65071
65072
65073
65074
65075
65076
65077
65078
65079
65080
65081
65082
65083
65084
65085
65086
65087
65088
65089
65090
65091
65092
65093
65094
65095
65096
65097
65098
65099
65100
65101
/* This file is automatically generated --- changes will be lost */
/* Generation Date : Mon Dec  7 19:40:45 IST 2015 */
/* Directory name: t5_reg.txt, Changeset: 6934:86d3c0167c2c */
__FBSDID("$FreeBSD$");

struct reg_info t5_sge_regs[] = {
	{ "SGE_PF_KDOORBELL", 0x1e000, 0 },
		{ "QID", 15, 17 },
		{ "Priority", 14, 1 },
		{ "Type", 13, 1 },
		{ "PIDX", 0, 13 },
	{ "SGE_PF_GTS", 0x1e004, 0 },
		{ "IngressQID", 16, 16 },
		{ "TimerReg", 13, 3 },
		{ "SEIntArm", 12, 1 },
		{ "CIDXInc", 0, 12 },
	{ "SGE_PF_KTIMESTAMP_LO", 0x1e008, 0 },
	{ "SGE_PF_KTIMESTAMP_HI", 0x1e00c, 0 },
	{ "SGE_PF_KDOORBELL", 0x1e400, 0 },
		{ "QID", 15, 17 },
		{ "Priority", 14, 1 },
		{ "Type", 13, 1 },
		{ "PIDX", 0, 13 },
	{ "SGE_PF_GTS", 0x1e404, 0 },
		{ "IngressQID", 16, 16 },
		{ "TimerReg", 13, 3 },
		{ "SEIntArm", 12, 1 },
		{ "CIDXInc", 0, 12 },
	{ "SGE_PF_KTIMESTAMP_LO", 0x1e408, 0 },
	{ "SGE_PF_KTIMESTAMP_HI", 0x1e40c, 0 },
	{ "SGE_PF_KDOORBELL", 0x1e800, 0 },
		{ "QID", 15, 17 },
		{ "Priority", 14, 1 },
		{ "Type", 13, 1 },
		{ "PIDX", 0, 13 },
	{ "SGE_PF_GTS", 0x1e804, 0 },
		{ "IngressQID", 16, 16 },
		{ "TimerReg", 13, 3 },
		{ "SEIntArm", 12, 1 },
		{ "CIDXInc", 0, 12 },
	{ "SGE_PF_KTIMESTAMP_LO", 0x1e808, 0 },
	{ "SGE_PF_KTIMESTAMP_HI", 0x1e80c, 0 },
	{ "SGE_PF_KDOORBELL", 0x1ec00, 0 },
		{ "QID", 15, 17 },
		{ "Priority", 14, 1 },
		{ "Type", 13, 1 },
		{ "PIDX", 0, 13 },
	{ "SGE_PF_GTS", 0x1ec04, 0 },
		{ "IngressQID", 16, 16 },
		{ "TimerReg", 13, 3 },
		{ "SEIntArm", 12, 1 },
		{ "CIDXInc", 0, 12 },
	{ "SGE_PF_KTIMESTAMP_LO", 0x1ec08, 0 },
	{ "SGE_PF_KTIMESTAMP_HI", 0x1ec0c, 0 },
	{ "SGE_PF_KDOORBELL", 0x1f000, 0 },
		{ "QID", 15, 17 },
		{ "Priority", 14, 1 },
		{ "Type", 13, 1 },
		{ "PIDX", 0, 13 },
	{ "SGE_PF_GTS", 0x1f004, 0 },
		{ "IngressQID", 16, 16 },
		{ "TimerReg", 13, 3 },
		{ "SEIntArm", 12, 1 },
		{ "CIDXInc", 0, 12 },
	{ "SGE_PF_KTIMESTAMP_LO", 0x1f008, 0 },
	{ "SGE_PF_KTIMESTAMP_HI", 0x1f00c, 0 },
	{ "SGE_PF_KDOORBELL", 0x1f400, 0 },
		{ "QID", 15, 17 },
		{ "Priority", 14, 1 },
		{ "Type", 13, 1 },
		{ "PIDX", 0, 13 },
	{ "SGE_PF_GTS", 0x1f404, 0 },
		{ "IngressQID", 16, 16 },
		{ "TimerReg", 13, 3 },
		{ "SEIntArm", 12, 1 },
		{ "CIDXInc", 0, 12 },
	{ "SGE_PF_KTIMESTAMP_LO", 0x1f408, 0 },
	{ "SGE_PF_KTIMESTAMP_HI", 0x1f40c, 0 },
	{ "SGE_PF_KDOORBELL", 0x1f800, 0 },
		{ "QID", 15, 17 },
		{ "Priority", 14, 1 },
		{ "Type", 13, 1 },
		{ "PIDX", 0, 13 },
	{ "SGE_PF_GTS", 0x1f804, 0 },
		{ "IngressQID", 16, 16 },
		{ "TimerReg", 13, 3 },
		{ "SEIntArm", 12, 1 },
		{ "CIDXInc", 0, 12 },
	{ "SGE_PF_KTIMESTAMP_LO", 0x1f808, 0 },
	{ "SGE_PF_KTIMESTAMP_HI", 0x1f80c, 0 },
	{ "SGE_PF_KDOORBELL", 0x1fc00, 0 },
		{ "QID", 15, 17 },
		{ "Priority", 14, 1 },
		{ "Type", 13, 1 },
		{ "PIDX", 0, 13 },
	{ "SGE_PF_GTS", 0x1fc04, 0 },
		{ "IngressQID", 16, 16 },
		{ "TimerReg", 13, 3 },
		{ "SEIntArm", 12, 1 },
		{ "CIDXInc", 0, 12 },
	{ "SGE_PF_KTIMESTAMP_LO", 0x1fc08, 0 },
	{ "SGE_PF_KTIMESTAMP_HI", 0x1fc0c, 0 },
	{ "SGE_CONTROL", 0x1008, 0 },
		{ "IgrAllCPLtoFL", 31, 1 },
		{ "FLSplitMin", 22, 9 },
		{ "RxPktCPLMode", 18, 1 },
		{ "EgrStatusPageSize", 17, 1 },
		{ "IngHintEnable1", 15, 1 },
		{ "IngHintEnable0", 14, 1 },
		{ "IngIntCompareIDX", 13, 1 },
		{ "PktShift", 10, 3 },
		{ "IngPCIeBoundary", 7, 3 },
		{ "IngPadBoundary", 4, 3 },
		{ "GlobalEnable", 0, 1 },
	{ "SGE_HOST_PAGE_SIZE", 0x100c, 0 },
		{ "HostPageSizePF7", 28, 4 },
		{ "HostPageSizePF6", 24, 4 },
		{ "HostPageSizePF5", 20, 4 },
		{ "HostPageSizePF4", 16, 4 },
		{ "HostPageSizePF3", 12, 4 },
		{ "HostPageSizePF2", 8, 4 },
		{ "HostPageSizePF1", 4, 4 },
		{ "HostPageSizePF0", 0, 4 },
	{ "SGE_EGRESS_QUEUES_PER_PAGE_PF", 0x1010, 0 },
		{ "QueuesPerPagePF7", 28, 4 },
		{ "QueuesPerPagePF6", 24, 4 },
		{ "QueuesPerPagePF5", 20, 4 },
		{ "QueuesPerPagePF4", 16, 4 },
		{ "QueuesPerPagePF3", 12, 4 },
		{ "QueuesPerPagePF2", 8, 4 },
		{ "QueuesPerPagePF1", 4, 4 },
		{ "QueuesPerPagePF0", 0, 4 },
	{ "SGE_EGRESS_QUEUES_PER_PAGE_VF", 0x1014, 0 },
		{ "QueuesPerPageVFPF7", 28, 4 },
		{ "QueuesPerPageVFPF6", 24, 4 },
		{ "QueuesPerPageVFPF5", 20, 4 },
		{ "QueuesPerPageVFPF4", 16, 4 },
		{ "QueuesPerPageVFPF3", 12, 4 },
		{ "QueuesPerPageVFPF2", 8, 4 },
		{ "QueuesPerPageVFPF1", 4, 4 },
		{ "QueuesPerPageVFPF0", 0, 4 },
	{ "SGE_USER_MODE_LIMITS", 0x1018, 0 },
		{ "Opcode_Min", 24, 8 },
		{ "Opcode_Max", 16, 8 },
		{ "Length_Min", 8, 8 },
		{ "Length_Max", 0, 8 },
	{ "SGE_WR_ERROR", 0x101c, 0 },
	{ "SGE_PERR_INJECT", 0x1020, 0 },
		{ "MemSel", 1, 5 },
		{ "InjectDataErr", 0, 1 },
	{ "SGE_INT_CAUSE1", 0x1024, 0 },
		{ "perr_pc_chpi_rsp2", 31, 1 },
		{ "perr_flm_CreditFifo", 30, 1 },
		{ "perr_imsg_hint_fifo", 29, 1 },
		{ "perr_pc_mctag", 24, 1 },
		{ "perr_pc_chpi_rsp1", 23, 1 },
		{ "perr_pc_chpi_rsp0", 22, 1 },
		{ "perr_dbp_pc_rsp_fifo3", 21, 1 },
		{ "perr_dbp_pc_rsp_fifo2", 20, 1 },
		{ "perr_dbp_pc_rsp_fifo1", 19, 1 },
		{ "perr_dbp_pc_rsp_fifo0", 18, 1 },
		{ "perr_dmarbt", 17, 1 },
		{ "perr_flm_DbpFifo", 16, 1 },
		{ "perr_flm_MCReq_fifo", 15, 1 },
		{ "perr_flm_HintFifo", 14, 1 },
		{ "perr_align_ctl_fifo3", 13, 1 },
		{ "perr_align_ctl_fifo2", 12, 1 },
		{ "perr_align_ctl_fifo1", 11, 1 },
		{ "perr_align_ctl_fifo0", 10, 1 },
		{ "perr_edma_fifo3", 9, 1 },
		{ "perr_edma_fifo2", 8, 1 },
		{ "perr_edma_fifo1", 7, 1 },
		{ "perr_edma_fifo0", 6, 1 },
		{ "perr_pd_fifo3", 5, 1 },
		{ "perr_pd_fifo2", 4, 1 },
		{ "perr_pd_fifo1", 3, 1 },
		{ "perr_pd_fifo0", 2, 1 },
		{ "perr_ing_ctxt_mifrsp", 1, 1 },
		{ "perr_egr_ctxt_mifrsp", 0, 1 },
	{ "SGE_INT_ENABLE1", 0x1028, 0 },
		{ "perr_pc_chpi_rsp2", 31, 1 },
		{ "perr_flm_CreditFifo", 30, 1 },
		{ "perr_imsg_hint_fifo", 29, 1 },
		{ "perr_pc_mctag", 24, 1 },
		{ "perr_pc_chpi_rsp1", 23, 1 },
		{ "perr_pc_chpi_rsp0", 22, 1 },
		{ "perr_dbp_pc_rsp_fifo3", 21, 1 },
		{ "perr_dbp_pc_rsp_fifo2", 20, 1 },
		{ "perr_dbp_pc_rsp_fifo1", 19, 1 },
		{ "perr_dbp_pc_rsp_fifo0", 18, 1 },
		{ "perr_dmarbt", 17, 1 },
		{ "perr_flm_DbpFifo", 16, 1 },
		{ "perr_flm_MCReq_fifo", 15, 1 },
		{ "perr_flm_HintFifo", 14, 1 },
		{ "perr_align_ctl_fifo3", 13, 1 },
		{ "perr_align_ctl_fifo2", 12, 1 },
		{ "perr_align_ctl_fifo1", 11, 1 },
		{ "perr_align_ctl_fifo0", 10, 1 },
		{ "perr_edma_fifo3", 9, 1 },
		{ "perr_edma_fifo2", 8, 1 },
		{ "perr_edma_fifo1", 7, 1 },
		{ "perr_edma_fifo0", 6, 1 },
		{ "perr_pd_fifo3", 5, 1 },
		{ "perr_pd_fifo2", 4, 1 },
		{ "perr_pd_fifo1", 3, 1 },
		{ "perr_pd_fifo0", 2, 1 },
		{ "perr_ing_ctxt_mifrsp", 1, 1 },
		{ "perr_egr_ctxt_mifrsp", 0, 1 },
	{ "SGE_PERR_ENABLE1", 0x102c, 0 },
		{ "perr_pc_chpi_rsp2", 31, 1 },
		{ "perr_flm_CreditFifo", 30, 1 },
		{ "perr_imsg_hint_fifo", 29, 1 },
		{ "perr_pc_mctag", 24, 1 },
		{ "perr_pc_chpi_rsp1", 23, 1 },
		{ "perr_pc_chpi_rsp0", 22, 1 },
		{ "perr_dbp_pc_rsp_fifo3", 21, 1 },
		{ "perr_dbp_pc_rsp_fifo2", 20, 1 },
		{ "perr_dbp_pc_rsp_fifo1", 19, 1 },
		{ "perr_dbp_pc_rsp_fifo0", 18, 1 },
		{ "perr_dmarbt", 17, 1 },
		{ "perr_flm_DbpFifo", 16, 1 },
		{ "perr_flm_MCReq_fifo", 15, 1 },
		{ "perr_flm_HintFifo", 14, 1 },
		{ "perr_align_ctl_fifo3", 13, 1 },
		{ "perr_align_ctl_fifo2", 12, 1 },
		{ "perr_align_ctl_fifo1", 11, 1 },
		{ "perr_align_ctl_fifo0", 10, 1 },
		{ "perr_edma_fifo3", 9, 1 },
		{ "perr_edma_fifo2", 8, 1 },
		{ "perr_edma_fifo1", 7, 1 },
		{ "perr_edma_fifo0", 6, 1 },
		{ "perr_pd_fifo3", 5, 1 },
		{ "perr_pd_fifo2", 4, 1 },
		{ "perr_pd_fifo1", 3, 1 },
		{ "perr_pd_fifo0", 2, 1 },
		{ "perr_ing_ctxt_mifrsp", 1, 1 },
		{ "perr_egr_ctxt_mifrsp", 0, 1 },
	{ "SGE_INT_CAUSE2", 0x1030, 0 },
		{ "perr_dbp_hint_fl_fifo", 24, 1 },
		{ "perr_egr_dbp_tx_coal", 23, 1 },
		{ "perr_dbp_fl_fifo", 22, 1 },
		{ "perr_eswitch_fifo3", 21, 1 },
		{ "perr_eswitch_fifo2", 20, 1 },
		{ "perr_eswitch_fifo1", 19, 1 },
		{ "perr_eswitch_fifo0", 18, 1 },
		{ "perr_pc_dbp1", 17, 1 },
		{ "perr_pc_dbp0", 16, 1 },
		{ "perr_pc_dbp2", 15, 1 },
		{ "perr_conm_sram", 14, 1 },
		{ "perr_pc_mc_rsp", 13, 1 },
		{ "perr_isw_idma0_fifo", 12, 1 },
		{ "perr_isw_idma1_fifo", 11, 1 },
		{ "perr_isw_dbp_fifo", 10, 1 },
		{ "perr_isw_gts_fifo", 9, 1 },
		{ "perr_itp_evr", 8, 1 },
		{ "perr_flm_cntxmem", 7, 1 },
		{ "perr_flm_l1Cache", 6, 1 },
		{ "perr_dbp_hint_fifo", 5, 1 },
		{ "perr_dbp_hp_fifo", 4, 1 },
		{ "perr_dbp_lp_fifo", 3, 1 },
		{ "perr_ing_ctxt_cache", 2, 1 },
		{ "perr_egr_ctxt_cache", 1, 1 },
		{ "perr_base_size", 0, 1 },
	{ "SGE_INT_ENABLE2", 0x1034, 0 },
		{ "perr_dbp_hint_fl_fifo", 24, 1 },
		{ "perr_egr_dbp_tx_coal", 23, 1 },
		{ "perr_dbp_fl_fifo", 22, 1 },
		{ "perr_eswitch_fifo3", 21, 1 },
		{ "perr_eswitch_fifo2", 20, 1 },
		{ "perr_eswitch_fifo1", 19, 1 },
		{ "perr_eswitch_fifo0", 18, 1 },
		{ "perr_pc_dbp1", 17, 1 },
		{ "perr_pc_dbp0", 16, 1 },
		{ "perr_pc_dbp2", 15, 1 },
		{ "perr_conm_sram", 14, 1 },
		{ "perr_pc_mc_rsp", 13, 1 },
		{ "perr_isw_idma0_fifo", 12, 1 },
		{ "perr_isw_idma1_fifo", 11, 1 },
		{ "perr_isw_dbp_fifo", 10, 1 },
		{ "perr_isw_gts_fifo", 9, 1 },
		{ "perr_itp_evr", 8, 1 },
		{ "perr_flm_cntxmem", 7, 1 },
		{ "perr_flm_l1Cache", 6, 1 },
		{ "perr_dbp_hint_fifo", 5, 1 },
		{ "perr_dbp_hp_fifo", 4, 1 },
		{ "perr_dbp_lp_fifo", 3, 1 },
		{ "perr_ing_ctxt_cache", 2, 1 },
		{ "perr_egr_ctxt_cache", 1, 1 },
		{ "perr_base_size", 0, 1 },
	{ "SGE_PERR_ENABLE2", 0x1038, 0 },
		{ "perr_dbp_hint_fl_fifo", 24, 1 },
		{ "perr_egr_dbp_tx_coal", 23, 1 },
		{ "perr_dbp_fl_fifo", 22, 1 },
		{ "perr_eswitch_fifo3", 21, 1 },
		{ "perr_eswitch_fifo2", 20, 1 },
		{ "perr_eswitch_fifo1", 19, 1 },
		{ "perr_eswitch_fifo0", 18, 1 },
		{ "perr_pc_dbp1", 17, 1 },
		{ "perr_pc_dbp0", 16, 1 },
		{ "perr_pc_dbp2", 15, 1 },
		{ "perr_conm_sram", 14, 1 },
		{ "perr_pc_mc_rsp", 13, 1 },
		{ "perr_isw_idma0_fifo", 12, 1 },
		{ "perr_isw_idma1_fifo", 11, 1 },
		{ "perr_isw_dbp_fifo", 10, 1 },
		{ "perr_isw_gts_fifo", 9, 1 },
		{ "perr_itp_evr", 8, 1 },
		{ "perr_flm_cntxmem", 7, 1 },
		{ "perr_flm_l1Cache", 6, 1 },
		{ "perr_dbp_hint_fifo", 5, 1 },
		{ "perr_dbp_hp_fifo", 4, 1 },
		{ "perr_dbp_lp_fifo", 3, 1 },
		{ "perr_ing_ctxt_cache", 2, 1 },
		{ "perr_egr_ctxt_cache", 1, 1 },
		{ "perr_base_size", 0, 1 },
	{ "SGE_INT_CAUSE3", 0x103c, 0 },
		{ "err_flm_dbp", 31, 1 },
		{ "err_flm_idma1", 30, 1 },
		{ "err_flm_idma0", 29, 1 },
		{ "err_flm_hint", 28, 1 },
		{ "err_pcie_error3", 27, 1 },
		{ "err_pcie_error2", 26, 1 },
		{ "err_pcie_error1", 25, 1 },
		{ "err_pcie_error0", 24, 1 },
		{ "err_timer_above_max_qid", 23, 1 },
		{ "err_cpl_exceed_iqe_size", 22, 1 },
		{ "err_invalid_cidx_inc", 21, 1 },
		{ "err_itp_time_paused", 20, 1 },
		{ "err_cpl_opcode_0", 19, 1 },
		{ "err_dropped_db", 18, 1 },
		{ "err_data_cpl_on_high_qid1", 17, 1 },
		{ "err_data_cpl_on_high_qid0", 16, 1 },
		{ "err_bad_db_pidx3", 15, 1 },
		{ "err_bad_db_pidx2", 14, 1 },
		{ "err_bad_db_pidx1", 13, 1 },
		{ "err_bad_db_pidx0", 12, 1 },
		{ "err_ing_pcie_chan", 11, 1 },
		{ "err_ing_ctxt_prio", 10, 1 },
		{ "err_egr_ctxt_prio", 9, 1 },
		{ "dbfifo_hp_int", 8, 1 },
		{ "dbfifo_lp_int", 7, 1 },
		{ "reg_address_err", 6, 1 },
		{ "ingress_size_err", 5, 1 },
		{ "egress_size_err", 4, 1 },
		{ "err_inv_ctxt3", 3, 1 },
		{ "err_inv_ctxt2", 2, 1 },
		{ "err_inv_ctxt1", 1, 1 },
		{ "err_inv_ctxt0", 0, 1 },
	{ "SGE_INT_ENABLE3", 0x1040, 0 },
		{ "err_flm_dbp", 31, 1 },
		{ "err_flm_idma1", 30, 1 },
		{ "err_flm_idma0", 29, 1 },
		{ "err_flm_hint", 28, 1 },
		{ "err_pcie_error3", 27, 1 },
		{ "err_pcie_error2", 26, 1 },
		{ "err_pcie_error1", 25, 1 },
		{ "err_pcie_error0", 24, 1 },
		{ "err_timer_above_max_qid", 23, 1 },
		{ "err_cpl_exceed_iqe_size", 22, 1 },
		{ "err_invalid_cidx_inc", 21, 1 },
		{ "err_itp_time_paused", 20, 1 },
		{ "err_cpl_opcode_0", 19, 1 },
		{ "err_dropped_db", 18, 1 },
		{ "err_data_cpl_on_high_qid1", 17, 1 },
		{ "err_data_cpl_on_high_qid0", 16, 1 },
		{ "err_bad_db_pidx3", 15, 1 },
		{ "err_bad_db_pidx2", 14, 1 },
		{ "err_bad_db_pidx1", 13, 1 },
		{ "err_bad_db_pidx0", 12, 1 },
		{ "err_ing_pcie_chan", 11, 1 },
		{ "err_ing_ctxt_prio", 10, 1 },
		{ "err_egr_ctxt_prio", 9, 1 },
		{ "dbfifo_hp_int", 8, 1 },
		{ "dbfifo_lp_int", 7, 1 },
		{ "reg_address_err", 6, 1 },
		{ "ingress_size_err", 5, 1 },
		{ "egress_size_err", 4, 1 },
		{ "err_inv_ctxt3", 3, 1 },
		{ "err_inv_ctxt2", 2, 1 },
		{ "err_inv_ctxt1", 1, 1 },
		{ "err_inv_ctxt0", 0, 1 },
	{ "SGE_FL_BUFFER_SIZE0", 0x1044, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE1", 0x1048, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE2", 0x104c, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE3", 0x1050, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE4", 0x1054, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE5", 0x1058, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE6", 0x105c, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE7", 0x1060, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE8", 0x1064, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE9", 0x1068, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE10", 0x106c, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE11", 0x1070, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE12", 0x1074, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE13", 0x1078, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE14", 0x107c, 0 },
		{ "Size", 4, 28 },
	{ "SGE_FL_BUFFER_SIZE15", 0x1080, 0 },
		{ "Size", 4, 28 },
	{ "SGE_DBQ_CTXT_BADDR", 0x1084, 0 },
		{ "BaseAddr", 3, 29 },
	{ "SGE_IMSG_CTXT_BADDR", 0x1088, 0 },
		{ "BaseAddr", 3, 29 },
	{ "SGE_FLM_CACHE_BADDR", 0x108c, 0 },
		{ "BaseAddr", 3, 29 },
	{ "SGE_FLM_CFG", 0x1090, 0 },
		{ "OpMode", 26, 6 },
		{ "NoHdr", 18, 1 },
		{ "CachePtrCnt", 16, 2 },
		{ "EDRAMPtrCnt", 14, 2 },
		{ "HdrStartFLQ", 11, 3 },
		{ "FetchThresh", 6, 5 },
		{ "CreditCnt", 4, 2 },
		{ "CreditCntPacking", 2, 2 },
		{ "NoEDRAM", 0, 1 },
	{ "SGE_CONM_CTRL", 0x1094, 0 },
		{ "EgrThresholdPacking", 14, 6 },
		{ "EgrThreshold", 8, 6 },
		{ "IngThreshold", 2, 6 },
	{ "SGE_TIMESTAMP_LO", 0x1098, 0 },
	{ "SGE_TIMESTAMP_HI", 0x109c, 0 },
		{ "Opcode", 28, 2 },
		{ "Value", 0, 28 },
	{ "SGE_INGRESS_RX_THRESHOLD", 0x10a0, 0 },
		{ "Threshold_0", 24, 6 },
		{ "Threshold_1", 16, 6 },
		{ "Threshold_2", 8, 6 },
		{ "Threshold_3", 0, 6 },
	{ "SGE_DBFIFO_STATUS", 0x10a4, 0 },
		{ "Bar2Valid", 31, 1 },
		{ "Bar2Full", 30, 1 },
		{ "LP_Int_Thresh", 18, 12 },
		{ "LP_Count", 0, 18 },
	{ "SGE_DOORBELL_CONTROL", 0x10a8, 0 },
		{ "HintDepthCtl", 27, 5 },
		{ "NoCoalesce", 26, 1 },
		{ "HP_Weight", 24, 2 },
		{ "HP_Disable", 23, 1 },
		{ "ForceUserDBtoLP", 22, 1 },
		{ "ForceVFPF0DBtoLP", 21, 1 },
		{ "ForceVFPF1DBtoLP", 20, 1 },
		{ "ForceVFPF2DBtoLP", 19, 1 },
		{ "ForceVFPF3DBtoLP", 18, 1 },
		{ "ForceVFPF4DBtoLP", 17, 1 },
		{ "ForceVFPF5DBtoLP", 16, 1 },
		{ "ForceVFPF6DBtoLP", 15, 1 },
		{ "ForceVFPF7DBtoLP", 14, 1 },
		{ "Enable_Drop", 13, 1 },
		{ "Drop_Timeout", 1, 12 },
		{ "Dropped_DB", 0, 1 },
	{ "SGE_DROPPED_DOORBELL", 0x10ac, 0 },
	{ "SGE_DOORBELL_THROTTLE_CONTROL", 0x10b0, 0 },
		{ "Bar2ThrottleCount", 16, 8 },
		{ "ClrCoalesceDisable", 15, 1 },
		{ "OpenBar2GateOnce", 14, 1 },
		{ "ForceOpenBar2Gate", 13, 1 },
		{ "Throttle_Count", 1, 12 },
		{ "Throttle_Enable", 0, 1 },
	{ "SGE_ITP_CONTROL", 0x10b4, 0 },
		{ "Critical_Time", 10, 15 },
		{ "LL_Empty", 4, 6 },
		{ "LL_Read_Wait_Disable", 0, 1 },
	{ "SGE_TIMER_VALUE_0_AND_1", 0x10b8, 0 },
		{ "TimerValue0", 16, 16 },
		{ "TimerValue1", 0, 16 },
	{ "SGE_TIMER_VALUE_2_AND_3", 0x10bc, 0 },
		{ "TimerValue2", 16, 16 },
		{ "TimerValue3", 0, 16 },
	{ "SGE_TIMER_VALUE_4_AND_5", 0x10c0, 0 },
		{ "TimerValue4", 16, 16 },
		{ "TimerValue5", 0, 16 },
	{ "SGE_DEBUG_INDEX", 0x10cc, 0 },
	{ "SGE_DEBUG_DATA_HIGH", 0x10d0, 0 },
	{ "SGE_DEBUG_DATA_LOW", 0x10d4, 0 },
	{ "SGE_REVISION", 0x10d8, 0 },
	{ "SGE_INT_CAUSE4", 0x10dc, 0 },
		{ "bar2_egress_len_or_addr_err", 29, 1 },
		{ "err_cpl_exceed_max_iqe_size1", 28, 1 },
		{ "err_cpl_exceed_max_iqe_size0", 27, 1 },
		{ "err_wr_len_too_large3", 26, 1 },
		{ "err_wr_len_too_large2", 25, 1 },
		{ "err_wr_len_too_large1", 24, 1 },
		{ "err_wr_len_too_large0", 23, 1 },
		{ "err_large_minfetch_with_txcoal3", 22, 1 },
		{ "err_large_minfetch_with_txcoal2", 21, 1 },
		{ "err_large_minfetch_with_txcoal1", 20, 1 },
		{ "err_large_minfetch_with_txcoal0", 19, 1 },
		{ "coal_with_hp_disable_err", 18, 1 },
		{ "bar2_egress_coal0_err", 17, 1 },
		{ "bar2_egress_size_err", 16, 1 },
		{ "flm_pc_rsp_err", 15, 1 },
		{ "dbfifo_hp_int_low", 14, 1 },
		{ "dbfifo_lp_int_low", 13, 1 },
		{ "dbfifo_fl_int_low", 12, 1 },
		{ "dbfifo_fl_int", 11, 1 },
		{ "err_rx_cpl_packet_size1", 10, 1 },
		{ "err_rx_cpl_packet_size0", 9, 1 },
		{ "err_bad_upfl_inc_credit3", 8, 1 },
		{ "err_bad_upfl_inc_credit2", 7, 1 },
		{ "err_bad_upfl_inc_credit1", 6, 1 },
		{ "err_bad_upfl_inc_credit0", 5, 1 },
		{ "err_physaddr_len0_idma1", 4, 1 },
		{ "err_physaddr_len0_idma0", 3, 1 },
		{ "err_flm_invalid_pkt_drop1", 2, 1 },
		{ "err_flm_invalid_pkt_drop0", 1, 1 },
		{ "err_unexpected_timer", 0, 1 },
	{ "SGE_INT_ENABLE4", 0x10e0, 0 },
		{ "bar2_egress_len_or_addr_err", 29, 1 },
		{ "err_cpl_exceed_max_iqe_size1", 28, 1 },
		{ "err_cpl_exceed_max_iqe_size0", 27, 1 },
		{ "err_wr_len_too_large3", 26, 1 },
		{ "err_wr_len_too_large2", 25, 1 },
		{ "err_wr_len_too_large1", 24, 1 },
		{ "err_wr_len_too_large0", 23, 1 },
		{ "err_large_minfetch_with_txcoal3", 22, 1 },
		{ "err_large_minfetch_with_txcoal2", 21, 1 },
		{ "err_large_minfetch_with_txcoal1", 20, 1 },
		{ "err_large_minfetch_with_txcoal0", 19, 1 },
		{ "coal_with_hp_disable_err", 18, 1 },
		{ "bar2_egress_coal0_err", 17, 1 },
		{ "bar2_egress_size_err", 16, 1 },
		{ "flm_pc_rsp_err", 15, 1 },
		{ "dbfifo_hp_int_low", 14, 1 },
		{ "dbfifo_lp_int_low", 13, 1 },
		{ "dbfifo_fl_int_low", 12, 1 },
		{ "dbfifo_fl_int", 11, 1 },
		{ "err_rx_cpl_packet_size1", 10, 1 },
		{ "err_rx_cpl_packet_size0", 9, 1 },
		{ "err_bad_upfl_inc_credit3", 8, 1 },
		{ "err_bad_upfl_inc_credit2", 7, 1 },
		{ "err_bad_upfl_inc_credit1", 6, 1 },
		{ "err_bad_upfl_inc_credit0", 5, 1 },
		{ "err_physaddr_len0_idma1", 4, 1 },
		{ "err_physaddr_len0_idma0", 3, 1 },
		{ "err_flm_invalid_pkt_drop1", 2, 1 },
		{ "err_flm_invalid_pkt_drop0", 1, 1 },
		{ "err_unexpected_timer", 0, 1 },
	{ "SGE_STAT_TOTAL", 0x10e4, 0 },
	{ "SGE_STAT_MATCH", 0x10e8, 0 },
	{ "SGE_STAT_CFG", 0x10ec, 0 },
		{ "StatSource", 9, 4 },
		{ "ITPOpMode", 8, 1 },
		{ "EgrCtxtOpMode", 6, 2 },
		{ "IngCtxtOpMode", 4, 2 },
		{ "StatMode", 2, 2 },
	{ "SGE_HINT_CFG", 0x10f0, 0 },
		{ "uPCutoffThreshLp", 12, 11 },
		{ "HintsAllowedNoHdr", 6, 6 },
		{ "HintsAllowedHdr", 0, 6 },
	{ "SGE_INGRESS_QUEUES_PER_PAGE_PF", 0x10f4, 0 },
		{ "QueuesPerPagePF7", 28, 4 },
		{ "QueuesPerPagePF6", 24, 4 },
		{ "QueuesPerPagePF5", 20, 4 },
		{ "QueuesPerPagePF4", 16, 4 },
		{ "QueuesPerPagePF3", 12, 4 },
		{ "QueuesPerPagePF2", 8, 4 },
		{ "QueuesPerPagePF1", 4, 4 },
		{ "QueuesPerPagePF0", 0, 4 },
	{ "SGE_INGRESS_QUEUES_PER_PAGE_VF", 0x10f8, 0 },
		{ "QueuesPerPageVFPF7", 28, 4 },
		{ "QueuesPerPageVFPF6", 24, 4 },
		{ "QueuesPerPageVFPF5", 20, 4 },
		{ "QueuesPerPageVFPF4", 16, 4 },
		{ "QueuesPerPageVFPF3", 12, 4 },
		{ "QueuesPerPageVFPF2", 8, 4 },
		{ "QueuesPerPageVFPF1", 4, 4 },
		{ "QueuesPerPageVFPF0", 0, 4 },
	{ "SGE_ERROR_STATS", 0x1100, 0 },
		{ "Cause_Register", 24, 3 },
		{ "Cause_Bit", 19, 5 },
		{ "Uncaptured_Error", 18, 1 },
		{ "Error_QID_Valid", 17, 1 },
		{ "Error_QID", 0, 17 },
	{ "SGE_INT_CAUSE5", 0x110c, 0 },
		{ "err_T_RxCRC", 31, 1 },
		{ "perr_MC_RspData", 30, 1 },
		{ "perr_PC_RspData", 29, 1 },
		{ "perr_PD_RdRspData", 28, 1 },
		{ "perr_U_RxData", 27, 1 },
		{ "perr_UD_RxData", 26, 1 },
		{ "perr_uP_Data", 25, 1 },
		{ "perr_CIM2SGE_RxData", 24, 1 },
		{ "perr_hint_delay_fifo1", 23, 1 },
		{ "perr_hint_delay_fifo0", 22, 1 },
		{ "perr_imsg_pd_fifo", 21, 1 },
		{ "perr_ulptx_fifo1", 20, 1 },
		{ "perr_ulptx_fifo0", 19, 1 },
		{ "perr_idma2imsg_fifo1", 18, 1 },
		{ "perr_idma2imsg_fifo0", 17, 1 },
		{ "perr_pointer_data_fifo0", 16, 1 },
		{ "perr_pointer_data_fifo1", 15, 1 },
		{ "perr_pointer_hdr_fifo0", 14, 1 },
		{ "perr_pointer_hdr_fifo1", 13, 1 },
		{ "perr_payload_fifo0", 12, 1 },
		{ "perr_payload_fifo1", 11, 1 },
		{ "perr_edma_input_fifo3", 10, 1 },
		{ "perr_edma_input_fifo2", 9, 1 },
		{ "perr_edma_input_fifo1", 8, 1 },
		{ "perr_edma_input_fifo0", 7, 1 },
		{ "perr_mgt_bar2_fifo", 6, 1 },
		{ "perr_headersplit_fifo1", 5, 1 },
		{ "perr_headersplit_fifo0", 4, 1 },
		{ "perr_cim_fifo1", 3, 1 },
		{ "perr_cim_fifo0", 2, 1 },
		{ "perr_idma_switch_output_fifo1", 1, 1 },
		{ "perr_idma_switch_output_fifo0", 0, 1 },
	{ "SGE_INT_ENABLE5", 0x1110, 0 },
		{ "err_T_RxCRC", 31, 1 },
		{ "perr_MC_RspData", 30, 1 },
		{ "perr_PC_RspData", 29, 1 },
		{ "perr_PD_RdRspData", 28, 1 },
		{ "perr_U_RxData", 27, 1 },
		{ "perr_UD_RxData", 26, 1 },
		{ "perr_uP_Data", 25, 1 },
		{ "perr_CIM2SGE_RxData", 24, 1 },
		{ "perr_hint_delay_fifo1", 23, 1 },
		{ "perr_hint_delay_fifo0", 22, 1 },
		{ "perr_imsg_pd_fifo", 21, 1 },
		{ "perr_ulptx_fifo1", 20, 1 },
		{ "perr_ulptx_fifo0", 19, 1 },
		{ "perr_idma2imsg_fifo1", 18, 1 },
		{ "perr_idma2imsg_fifo0", 17, 1 },
		{ "perr_pointer_data_fifo0", 16, 1 },
		{ "perr_pointer_data_fifo1", 15, 1 },
		{ "perr_pointer_hdr_fifo0", 14, 1 },
		{ "perr_pointer_hdr_fifo1", 13, 1 },
		{ "perr_payload_fifo0", 12, 1 },
		{ "perr_payload_fifo1", 11, 1 },
		{ "perr_edma_input_fifo3", 10, 1 },
		{ "perr_edma_input_fifo2", 9, 1 },
		{ "perr_edma_input_fifo1", 8, 1 },
		{ "perr_edma_input_fifo0", 7, 1 },
		{ "perr_mgt_bar2_fifo", 6, 1 },
		{ "perr_headersplit_fifo1", 5, 1 },
		{ "perr_headersplit_fifo0", 4, 1 },
		{ "perr_cim_fifo1", 3, 1 },
		{ "perr_cim_fifo0", 2, 1 },
		{ "perr_idma_switch_output_fifo1", 1, 1 },
		{ "perr_idma_switch_output_fifo0", 0, 1 },
	{ "SGE_PERR_ENABLE5", 0x1114, 0 },
		{ "err_T_RxCRC", 31, 1 },
		{ "perr_MC_RspData", 30, 1 },
		{ "perr_PC_RspData", 29, 1 },
		{ "perr_PD_RdRspData", 28, 1 },
		{ "perr_U_RxData", 27, 1 },
		{ "perr_UD_RxData", 26, 1 },
		{ "perr_uP_Data", 25, 1 },
		{ "perr_CIM2SGE_RxData", 24, 1 },
		{ "perr_hint_delay_fifo1", 23, 1 },
		{ "perr_hint_delay_fifo0", 22, 1 },
		{ "perr_imsg_pd_fifo", 21, 1 },
		{ "perr_ulptx_fifo1", 20, 1 },
		{ "perr_ulptx_fifo0", 19, 1 },
		{ "perr_idma2imsg_fifo1", 18, 1 },
		{ "perr_idma2imsg_fifo0", 17, 1 },
		{ "perr_pointer_data_fifo0", 16, 1 },
		{ "perr_pointer_data_fifo1", 15, 1 },
		{ "perr_pointer_hdr_fifo0", 14, 1 },
		{ "perr_pointer_hdr_fifo1", 13, 1 },
		{ "perr_payload_fifo0", 12, 1 },
		{ "perr_payload_fifo1", 11, 1 },
		{ "perr_edma_input_fifo3", 10, 1 },
		{ "perr_edma_input_fifo2", 9, 1 },
		{ "perr_edma_input_fifo1", 8, 1 },
		{ "perr_edma_input_fifo0", 7, 1 },
		{ "perr_mgt_bar2_fifo", 6, 1 },
		{ "perr_headersplit_fifo1", 5, 1 },
		{ "perr_headersplit_fifo0", 4, 1 },
		{ "perr_cim_fifo1", 3, 1 },
		{ "perr_cim_fifo0", 2, 1 },
		{ "perr_idma_switch_output_fifo1", 1, 1 },
		{ "perr_idma_switch_output_fifo0", 0, 1 },
	{ "SGE_DBFIFO_STATUS2", 0x1118, 0 },
		{ "FL_Int_Thresh", 24, 4 },
		{ "FL_Count", 14, 10 },
		{ "HP_Int_Thresh", 10, 4 },
		{ "HP_Count", 0, 10 },
	{ "SGE_FETCH_BURST_MAX_0_AND_1", 0x111c, 0 },
		{ "FetchBurstMax0", 16, 10 },
		{ "FetchBurstMax1", 0, 10 },
	{ "SGE_FETCH_BURST_MAX_2_AND_3", 0x1120, 0 },
		{ "FetchBurstMax2", 16, 10 },
		{ "FetchBurstMax3", 0, 10 },
	{ "SGE_CONTROL2", 0x1124, 0 },
		{ "uPFLCutoffDis", 21, 1 },
		{ "RxCplSizeAutocorrect", 20, 1 },
		{ "IdmaArbRoundRobin", 19, 1 },
		{ "IngPackBoundary", 16, 3 },
		{ "CGEN_Egress_Context", 15, 1 },
		{ "CGEN_Ingress_Context", 14, 1 },
		{ "CGEN_IDMA", 13, 1 },
		{ "CGEN_DBP", 12, 1 },
		{ "CGEN_EDMA", 11, 1 },
		{ "VFIFO_Enable", 10, 1 },
		{ "FLM_Reschedule_Mode", 9, 1 },
		{ "HintDepthCtlFL", 4, 5 },
		{ "Force_Ordering", 3, 1 },
		{ "TX_Coalesce_Size", 2, 1 },
		{ "Coal_Strict_CIM_Pri", 1, 1 },
		{ "TX_Coalesce_Pri", 0, 1 },
	{ "SGE_DEEP_SLEEP", 0x1128, 0 },
		{ "IDMA1_Sleep_Status", 11, 1 },
		{ "IDMA0_Sleep_Status", 10, 1 },
		{ "IDMA1_Sleep_Req", 9, 1 },
		{ "IDMA0_Sleep_Req", 8, 1 },
		{ "EDMA3_Sleep_Status", 7, 1 },
		{ "EDMA2_Sleep_Status", 6, 1 },
		{ "EDMA1_Sleep_Status", 5, 1 },
		{ "EDMA0_Sleep_Status", 4, 1 },
		{ "EDMA3_Sleep_Req", 3, 1 },
		{ "EDMA2_Sleep_Req", 2, 1 },
		{ "EDMA1_Sleep_Req", 1, 1 },
		{ "EDMA0_Sleep_Req", 0, 1 },
	{ "SGE_DOORBELL_THROTTLE_THRESHOLD", 0x112c, 0 },
		{ "Throttle_Threshold_fl", 16, 4 },
		{ "Throttle_Threshold_hp", 12, 4 },
		{ "Throttle_Threshold_lp", 0, 12 },
	{ "SGE_DBP_FETCH_THRESHOLD", 0x1130, 0 },
		{ "dbp_fetch_threshold_fl", 21, 4 },
		{ "dbp_fetch_threshold_hp", 17, 4 },
		{ "dbp_fetch_threshold_lp", 5, 12 },
		{ "dbp_fetch_threshold_mode", 4, 1 },
		{ "dbp_fetch_threshold_en3", 3, 1 },
		{ "dbp_fetch_threshold_en2", 2, 1 },
		{ "dbp_fetch_threshold_en1", 1, 1 },
		{ "dbp_fetch_threshold_en0", 0, 1 },
	{ "SGE_DBP_FETCH_THRESHOLD_QUEUE", 0x1134, 0 },
		{ "dbp_fetch_threshold_iq1", 16, 16 },
		{ "dbp_fetch_threshold_iq0", 0, 16 },
	{ "SGE_DBVFIFO_BADDR", 0x1138, 0 },
		{ "BaseAddr", 3, 29 },
	{ "SGE_DBVFIFO_SIZE", 0x113c, 0 },
		{ "Size", 6, 12 },
	{ "SGE_DBFIFO_STATUS3", 0x1140, 0 },
		{ "LP_Ptrs_Equal", 21, 1 },
		{ "LP_Snaphot", 20, 1 },
		{ "FL_Int_Thresh_Low", 16, 4 },
		{ "HP_Int_Thresh_Low", 12, 4 },
		{ "LP_Int_Thresh_Low", 0, 12 },
	{ "SGE_CHANGESET", 0x1144, 0 },
	{ "SGE_PC_RSP_ERROR", 0x1148, 0 },
	{ "SGE_PC0_REQ_BIST_CMD", 0x1180, 0 },
	{ "SGE_PC0_REQ_BIST_ERROR_CNT", 0x1184, 0 },
	{ "SGE_PC1_REQ_BIST_CMD", 0x1190, 0 },
	{ "SGE_PC1_REQ_BIST_ERROR_CNT", 0x1194, 0 },
	{ "SGE_PC0_RSP_BIST_CMD", 0x11a0, 0 },
	{ "SGE_PC0_RSP_BIST_ERROR_CNT", 0x11a4, 0 },
	{ "SGE_PC1_RSP_BIST_CMD", 0x11b0, 0 },
	{ "SGE_PC1_RSP_BIST_ERROR_CNT", 0x11b4, 0 },
	{ "SGE_CTXT_CMD", 0x11fc, 0 },
		{ "Busy", 31, 1 },
		{ "Opcode", 28, 2 },
		{ "CtxtType", 24, 2 },
		{ "QID", 0, 17 },
	{ "SGE_CTXT_DATA0", 0x1200, 0 },
	{ "SGE_CTXT_DATA1", 0x1204, 0 },
	{ "SGE_CTXT_DATA2", 0x1208, 0 },
	{ "SGE_CTXT_DATA3", 0x120c, 0 },
	{ "SGE_CTXT_DATA4", 0x1210, 0 },
	{ "SGE_CTXT_DATA5", 0x1214, 0 },
	{ "SGE_CTXT_DATA6", 0x1218, 0 },
	{ "SGE_CTXT_DATA7", 0x121c, 0 },
	{ "SGE_CTXT_MASK0", 0x1220, 0 },
	{ "SGE_CTXT_MASK1", 0x1224, 0 },
	{ "SGE_CTXT_MASK2", 0x1228, 0 },
	{ "SGE_CTXT_MASK3", 0x122c, 0 },
	{ "SGE_CTXT_MASK4", 0x1230, 0 },
	{ "SGE_CTXT_MASK5", 0x1234, 0 },
	{ "SGE_CTXT_MASK6", 0x1238, 0 },
	{ "SGE_CTXT_MASK7", 0x123c, 0 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_0", 0x1280, 0 },
		{ "CIM_WM", 24, 2 },
		{ "debug_uP_SOP_cnt", 20, 4 },
		{ "debug_uP_EOP_cnt", 16, 4 },
		{ "debug_CIM_SOP1_cnt", 12, 4 },
		{ "debug_CIM_EOP1_cnt", 8, 4 },
		{ "debug_CIM_SOP0_cnt", 4, 4 },
		{ "debug_CIM_EOP0_cnt", 0, 4 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_1", 0x1284, 0 },
		{ "debug_T_Rx_SOP1_cnt", 28, 4 },
		{ "debug_T_Rx_EOP1_cnt", 24, 4 },
		{ "debug_T_Rx_SOP0_cnt", 20, 4 },
		{ "debug_T_Rx_EOP0_cnt", 16, 4 },
		{ "debug_U_Rx_SOP1_cnt", 12, 4 },
		{ "debug_U_Rx_EOP1_cnt", 8, 4 },
		{ "debug_U_Rx_SOP0_cnt", 4, 4 },
		{ "debug_U_Rx_EOP0_cnt", 0, 4 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_2", 0x1288, 0 },
		{ "debug_UD_Rx_SOP3_cnt", 28, 4 },
		{ "debug_UD_Rx_EOP3_cnt", 24, 4 },
		{ "debug_UD_Rx_SOP2_cnt", 20, 4 },
		{ "debug_UD_Rx_EOP2_cnt", 16, 4 },
		{ "debug_UD_Rx_SOP1_cnt", 12, 4 },
		{ "debug_UD_Rx_EOP1_cnt", 8, 4 },
		{ "debug_UD_Rx_SOP0_cnt", 4, 4 },
		{ "debug_UD_Rx_EOP0_cnt", 0, 4 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_3", 0x128c, 0 },
		{ "debug_U_Tx_SOP3_cnt", 28, 4 },
		{ "debug_U_Tx_EOP3_cnt", 24, 4 },
		{ "debug_U_Tx_SOP2_cnt", 20, 4 },
		{ "debug_U_Tx_EOP2_cnt", 16, 4 },
		{ "debug_U_Tx_SOP1_cnt", 12, 4 },
		{ "debug_U_Tx_EOP1_cnt", 8, 4 },
		{ "debug_U_Tx_SOP0_cnt", 4, 4 },
		{ "debug_U_Tx_EOP0_cnt", 0, 4 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_4", 0x1290, 0 },
		{ "debug_PC_Rsp_SOP1_cnt", 28, 4 },
		{ "debug_PC_Rsp_EOP1_cnt", 24, 4 },
		{ "debug_PC_Rsp_SOP0_cnt", 20, 4 },
		{ "debug_PC_Rsp_EOP0_cnt", 16, 4 },
		{ "debug_PC_Req_SOP1_cnt", 12, 4 },
		{ "debug_PC_Req_EOP1_cnt", 8, 4 },
		{ "debug_PC_Req_SOP0_cnt", 4, 4 },
		{ "debug_PC_Req_EOP0_cnt", 0, 4 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_5", 0x1294, 0 },
		{ "debug_PD_RdReq_SOP3_cnt", 28, 4 },
		{ "debug_PD_RdReq_EOP3_cnt", 24, 4 },
		{ "debug_PD_RdReq_SOP2_cnt", 20, 4 },
		{ "debug_PD_RdReq_EOP2_cnt", 16, 4 },
		{ "debug_PD_RdReq_SOP1_cnt", 12, 4 },
		{ "debug_PD_RdReq_EOP1_cnt", 8, 4 },
		{ "debug_PD_RdReq_SOP0_cnt", 4, 4 },
		{ "debug_PD_RdReq_EOP0_cnt", 0, 4 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_6", 0x1298, 0 },
		{ "debug_PD_RdRsp_SOP3_cnt", 28, 4 },
		{ "debug_PD_RdRsp_EOP3_cnt", 24, 4 },
		{ "debug_PD_RdRsp_SOP2_cnt", 20, 4 },
		{ "debug_PD_RdRsp_EOP2_cnt", 16, 4 },
		{ "debug_PD_RdRsp_SOP1_cnt", 12, 4 },
		{ "debug_PD_RdRsp_EOP1_cnt", 8, 4 },
		{ "debug_PD_RdRsp_SOP0_cnt", 4, 4 },
		{ "debug_PD_RdRsp_EOP0_cnt", 0, 4 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_7", 0x129c, 0 },
		{ "debug_PD_WrReq_SOP3_cnt", 28, 4 },
		{ "debug_PD_WrReq_EOP3_cnt", 24, 4 },
		{ "debug_PD_WrReq_SOP2_cnt", 20, 4 },
		{ "debug_PD_WrReq_EOP2_cnt", 16, 4 },
		{ "debug_PD_WrReq_SOP1_cnt", 12, 4 },
		{ "debug_PD_WrReq_EOP1_cnt", 8, 4 },
		{ "debug_PD_WrReq_SOP0_cnt", 4, 4 },
		{ "debug_PD_WrReq_EOP0_cnt", 0, 4 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_8", 0x12a0, 0 },
		{ "GlobalEnable_Off", 29, 1 },
		{ "debug_CIM2SGE_RxAFull_d", 27, 2 },
		{ "debug_CPLSW_CIM_TxAFull_d", 25, 2 },
		{ "debug_uP_Full", 24, 1 },
		{ "debug_M_rd_req_outstanding_PC", 23, 1 },
		{ "debug_M_rd_req_outstanding_VFIFO", 22, 1 },
		{ "debug_M_rd_req_outstanding_IMSG", 21, 1 },
		{ "debug_M_rd_req_outstanding_CMARB", 20, 1 },
		{ "debug_M_rd_req_outstanding_FLM", 19, 1 },
		{ "debug_M_ReqVld", 18, 1 },
		{ "debug_M_ReqRdy", 17, 1 },
		{ "debug_M_RspVld", 16, 1 },
		{ "debug_PD_WrReq_Int3_cnt", 12, 4 },
		{ "debug_PD_WrReq_Int2_cnt", 8, 4 },
		{ "debug_PD_WrReq_Int1_cnt", 4, 4 },
		{ "debug_PD_WrReq_Int0_cnt", 0, 4 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_9", 0x12a4, 0 },
		{ "debug_CPLSW_TP_Rx_SOP1_cnt", 28, 4 },
		{ "debug_CPLSW_TP_Rx_EOP1_cnt", 24, 4 },
		{ "debug_CPLSW_TP_Rx_SOP0_cnt", 20, 4 },
		{ "debug_CPLSW_TP_Rx_EOP0_cnt", 16, 4 },
		{ "debug_CPLSW_CIM_SOP1_cnt", 12, 4 },
		{ "debug_CPLSW_CIM_EOP1_cnt", 8, 4 },
		{ "debug_CPLSW_CIM_SOP0_cnt", 4, 4 },
		{ "debug_CPLSW_CIM_EOP0_cnt", 0, 4 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_10", 0x12a8, 0 },
		{ "debug_T_RxAFull_d", 30, 2 },
		{ "debug_PD_RdRspAFull_d", 26, 4 },
		{ "debug_PD_RdReqAFull_d", 22, 4 },
		{ "debug_PD_WrReqAFull_d", 18, 4 },
		{ "debug_PC_RspAFull_d", 15, 3 },
		{ "debug_PC_ReqAFull_d", 12, 3 },
		{ "debug_U_TxAFull_d", 8, 4 },
		{ "debug_UD_RxAFull_d", 4, 4 },
		{ "debug_U_RxAFull_d", 2, 2 },
		{ "debug_CIM_AFull_d", 0, 2 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_11", 0x12ac, 0 },
		{ "debug_flm_idma1_cache_data_active", 24, 1 },
		{ "debug_flm_idma1_cache_hdr_active", 23, 1 },
		{ "debug_flm_idma1_ctxt_data_active", 22, 1 },
		{ "debug_flm_idma1_ctxt_hdr_active", 21, 1 },
		{ "debug_st_flm_idma1_cache", 19, 2 },
		{ "debug_st_flm_idma1_ctxt", 16, 3 },
		{ "debug_flm_idma0_cache_data_active", 8, 1 },
		{ "debug_flm_idma0_cache_hdr_active", 7, 1 },
		{ "debug_flm_idma0_ctxt_data_active", 6, 1 },
		{ "debug_flm_idma0_ctxt_hdr_active", 5, 1 },
		{ "debug_st_flm_idma0_cache", 3, 2 },
		{ "debug_st_flm_idma0_ctxt", 0, 3 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_12", 0x12b0, 0 },
		{ "debug_CPLSW_SOP1_cnt", 28, 4 },
		{ "debug_CPLSW_EOP1_cnt", 24, 4 },
		{ "debug_CPLSW_SOP0_cnt", 20, 4 },
		{ "debug_CPLSW_EOP0_cnt", 16, 4 },
		{ "debug_PC_Rsp_SOP2_cnt", 12, 4 },
		{ "debug_PC_Rsp_EOP2_cnt", 8, 4 },
		{ "debug_PC_Req_SOP2_cnt", 4, 4 },
		{ "debug_PC_Req_EOP2_cnt", 0, 4 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_13", 0x12b4, 0 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_14", 0x12b8, 0 },
	{ "SGE_DEBUG_DATA_HIGH_INDEX_15", 0x12bc, 0 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_0", 0x12c0, 0 },
		{ "debug_st_idma1_flm_req", 29, 3 },
		{ "debug_st_idma0_flm_req", 26, 3 },
		{ "debug_st_imsg_ctxt", 23, 3 },
		{ "debug_st_imsg", 18, 5 },
		{ "debug_st_idma1_ialn", 16, 2 },
		{ "debug_st_idma1_idma_sm", 9, 6 },
		{ "debug_st_idma0_ialn", 7, 2 },
		{ "debug_st_idma0_idma_sm", 0, 6 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_1", 0x12c4, 0 },
		{ "debug_itp_empty", 12, 6 },
		{ "debug_itp_expired", 6, 6 },
		{ "debug_itp_pause", 5, 1 },
		{ "debug_itp_del_done", 4, 1 },
		{ "debug_itp_add_done", 3, 1 },
		{ "debug_itp_evr_state", 0, 3 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_2", 0x12c8, 0 },
		{ "debug_st_dbp_thread2_cimfl", 25, 5 },
		{ "debug_st_dbp_thread2_main", 20, 5 },
		{ "debug_st_dbp_thread1_cimfl", 15, 5 },
		{ "debug_st_dbp_thread1_main", 10, 5 },
		{ "debug_st_dbp_thread0_cimfl", 5, 5 },
		{ "debug_st_dbp_thread0_main", 0, 5 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_3", 0x12cc, 0 },
		{ "debug_st_dbp_upcp_main", 14, 5 },
		{ "debug_st_dbp_dbfifo_main", 13, 1 },
		{ "debug_st_dbp_ctxt", 10, 3 },
		{ "debug_st_dbp_thread3_cimfl", 5, 5 },
		{ "debug_st_dbp_thread3_main", 0, 5 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_4", 0x12d0, 0 },
		{ "debug_st_edma3_align_sub", 29, 3 },
		{ "debug_st_edma3_align", 27, 2 },
		{ "debug_st_edma3_req", 24, 3 },
		{ "debug_st_edma2_align_sub", 21, 3 },
		{ "debug_st_edma2_align", 19, 2 },
		{ "debug_st_edma2_req", 16, 3 },
		{ "debug_st_edma1_align_sub", 13, 3 },
		{ "debug_st_edma1_align", 11, 2 },
		{ "debug_st_edma1_req", 8, 3 },
		{ "debug_st_edma0_align_sub", 5, 3 },
		{ "debug_st_edma0_align", 3, 2 },
		{ "debug_st_edma0_req", 0, 3 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_5", 0x12d4, 0 },
		{ "debug_st_flm_dbptr", 30, 2 },
		{ "debug_flm_cache_locked_count", 23, 7 },
		{ "debug_flm_cache_agent", 20, 3 },
		{ "debug_st_flm_cache", 16, 4 },
		{ "debug_flm_dbptr_cidx_stall", 12, 1 },
		{ "debug_flm_dbptr_qid", 0, 12 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_6", 0x12d8, 0 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_7", 0x12dc, 0 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_8", 0x12e0, 0 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_9", 0x12e4, 0 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_10", 0x12e8, 0 },
		{ "debug_imsg_cpl", 16, 8 },
		{ "debug_imsg_qid", 0, 16 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_11", 0x12ec, 0 },
		{ "debug_idma1_qid", 16, 16 },
		{ "debug_idma0_qid", 0, 16 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_12", 0x12f0, 0 },
		{ "debug_idma1_flm_req_qid", 16, 16 },
		{ "debug_idma0_flm_req_qid", 0, 16 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_13", 0x12f4, 0 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_14", 0x12f8, 0 },
	{ "SGE_DEBUG_DATA_LOW_INDEX_15", 0x12fc, 0 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1300, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1308, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1310, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1318, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1320, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1328, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1330, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1338, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1340, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1348, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1350, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1358, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1360, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1368, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1370, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1378, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1380, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1388, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1390, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1398, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x13a0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x13a8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x13b0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x13b8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x13c0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x13c8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x13d0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x13d8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x13e0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x13e8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x13f0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x13f8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1400, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1408, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1410, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1418, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1420, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1428, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1430, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1438, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1440, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1448, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1450, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1458, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1460, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1468, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1470, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1478, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1480, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1488, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1490, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1498, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x14a0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x14a8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x14b0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x14b8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x14c0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x14c8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x14d0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x14d8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x14e0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x14e8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x14f0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x14f8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1500, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1508, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1510, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1518, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1520, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1528, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1530, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1538, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1540, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1548, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1550, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1558, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1560, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1568, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1570, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1578, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1580, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1588, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1590, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1598, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x15a0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x15a8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x15b0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x15b8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x15c0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x15c8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x15d0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x15d8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x15e0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x15e8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x15f0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x15f8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1600, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1608, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1610, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1618, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1620, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1628, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1630, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1638, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1640, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1648, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1650, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1658, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1660, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1668, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1670, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1678, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1680, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1688, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1690, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1698, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x16a0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x16a8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x16b0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x16b8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x16c0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x16c8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x16d0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x16d8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x16e0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x16e8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x16f0, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x16f8, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1700, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1708, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1710, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1718, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1720, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1728, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1730, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_HIGH", 0x1738, 0 },
		{ "Egress_Size", 27, 5 },
		{ "Egress_Base", 10, 17 },
		{ "Ingress2_Size", 5, 5 },
		{ "Ingress1_Size", 0, 5 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1304, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x130c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1314, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x131c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1324, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x132c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1334, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x133c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1344, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x134c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1354, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x135c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1364, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x136c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1374, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x137c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1384, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x138c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1394, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x139c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x13a4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x13ac, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x13b4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x13bc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x13c4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x13cc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x13d4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x13dc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x13e4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x13ec, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x13f4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x13fc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1404, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x140c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1414, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x141c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1424, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x142c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1434, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x143c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1444, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x144c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1454, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x145c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1464, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x146c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1474, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x147c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1484, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x148c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1494, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x149c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x14a4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x14ac, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x14b4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x14bc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x14c4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x14cc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x14d4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x14dc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x14e4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x14ec, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x14f4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x14fc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1504, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x150c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1514, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x151c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1524, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x152c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1534, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x153c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1544, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x154c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1554, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x155c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1564, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x156c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1574, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x157c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1584, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x158c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1594, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x159c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x15a4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x15ac, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x15b4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x15bc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x15c4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x15cc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x15d4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x15dc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x15e4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x15ec, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x15f4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x15fc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1604, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x160c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1614, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x161c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1624, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x162c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1634, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x163c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1644, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x164c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1654, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x165c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1664, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x166c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1674, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x167c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1684, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x168c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1694, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x169c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x16a4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x16ac, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x16b4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x16bc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x16c4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x16cc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x16d4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x16dc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x16e4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x16ec, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x16f4, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x16fc, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1704, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x170c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1714, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x171c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1724, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x172c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x1734, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_QUEUE_BASE_MAP_LOW", 0x173c, 0 },
		{ "Ingress2_Base", 16, 16 },
		{ "Ingress1_Base", 0, 16 },
	{ "SGE_LA_RDPTR_0", 0x1800, 0 },
	{ "SGE_LA_RDDATA_0", 0x1804, 0 },
	{ "SGE_LA_WRPTR_0", 0x1808, 0 },
	{ "SGE_LA_RESERVED_0", 0x180c, 0 },
	{ "SGE_LA_RDPTR_1", 0x1810, 0 },
	{ "SGE_LA_RDDATA_1", 0x1814, 0 },
	{ "SGE_LA_WRPTR_1", 0x1818, 0 },
	{ "SGE_LA_RESERVED_1", 0x181c, 0 },
	{ "SGE_LA_RDPTR_2", 0x1820, 0 },
	{ "SGE_LA_RDDATA_2", 0x1824, 0 },
	{ "SGE_LA_WRPTR_2", 0x1828, 0 },
	{ "SGE_LA_RESERVED_2", 0x182c, 0 },
	{ "SGE_LA_RDPTR_3", 0x1830, 0 },
	{ "SGE_LA_RDDATA_3", 0x1834, 0 },
	{ "SGE_LA_WRPTR_3", 0x1838, 0 },
	{ "SGE_LA_RESERVED_3", 0x183c, 0 },
	{ "SGE_LA_RDPTR_4", 0x1840, 0 },
	{ "SGE_LA_RDDATA_4", 0x1844, 0 },
	{ "SGE_LA_WRPTR_4", 0x1848, 0 },
	{ "SGE_LA_RESERVED_4", 0x184c, 0 },
	{ "SGE_LA_RDPTR_5", 0x1850, 0 },
	{ "SGE_LA_RDDATA_5", 0x1854, 0 },
	{ "SGE_LA_WRPTR_5", 0x1858, 0 },
	{ "SGE_LA_RESERVED_5", 0x185c, 0 },
	{ "SGE_LA_RDPTR_6", 0x1860, 0 },
	{ "SGE_LA_RDDATA_6", 0x1864, 0 },
	{ "SGE_LA_WRPTR_6", 0x1868, 0 },
	{ "SGE_LA_RESERVED_6", 0x186c, 0 },
	{ "SGE_LA_RDPTR_7", 0x1870, 0 },
	{ "SGE_LA_RDDATA_7", 0x1874, 0 },
	{ "SGE_LA_WRPTR_7", 0x1878, 0 },
	{ "SGE_LA_RESERVED_7", 0x187c, 0 },
	{ "SGE_LA_RDPTR_8", 0x1880, 0 },
	{ "SGE_LA_RDDATA_8", 0x1884, 0 },
	{ "SGE_LA_WRPTR_8", 0x1888, 0 },
	{ "SGE_LA_RESERVED_8", 0x188c, 0 },
	{ "SGE_LA_RDPTR_9", 0x1890, 0 },
	{ "SGE_LA_RDDATA_9", 0x1894, 0 },
	{ "SGE_LA_WRPTR_9", 0x1898, 0 },
	{ "SGE_LA_RESERVED_9", 0x189c, 0 },
	{ "SGE_LA_RDPTR_10", 0x18a0, 0 },
	{ "SGE_LA_RDDATA_10", 0x18a4, 0 },
	{ "SGE_LA_WRPTR_10", 0x18a8, 0 },
	{ "SGE_LA_RESERVED_10", 0x18ac, 0 },
	{ "SGE_LA_RDPTR_11", 0x18b0, 0 },
	{ "SGE_LA_RDDATA_11", 0x18b4, 0 },
	{ "SGE_LA_WRPTR_11", 0x18b8, 0 },
	{ "SGE_LA_RESERVED_11", 0x18bc, 0 },
	{ "SGE_LA_RDPTR_12", 0x18c0, 0 },
	{ "SGE_LA_RDDATA_12", 0x18c4, 0 },
	{ "SGE_LA_WRPTR_12", 0x18c8, 0 },
	{ "SGE_LA_RESERVED_12", 0x18cc, 0 },
	{ "SGE_LA_RDPTR_13", 0x18d0, 0 },
	{ "SGE_LA_RDDATA_13", 0x18d4, 0 },
	{ "SGE_LA_WRPTR_13", 0x18d8, 0 },
	{ "SGE_LA_RESERVED_13", 0x18dc, 0 },
	{ "SGE_LA_RDPTR_14", 0x18e0, 0 },
	{ "SGE_LA_RDDATA_14", 0x18e4, 0 },
	{ "SGE_LA_WRPTR_14", 0x18e8, 0 },
	{ "SGE_LA_RESERVED_14", 0x18ec, 0 },
	{ "SGE_LA_RDPTR_15", 0x18f0, 0 },
	{ "SGE_LA_RDDATA_15", 0x18f4, 0 },
	{ "SGE_LA_WRPTR_15", 0x18f8, 0 },
	{ "SGE_LA_RESERVED_15", 0x18fc, 0 },
	{ NULL }
};

struct reg_info t5_pcie_regs[] = {
	{ "PCIE_INT_ENABLE", 0x3000, 0 },
		{ "IPGrpPerr", 31, 1 },
		{ "NonFatalErr", 30, 1 },
		{ "RdRspErr", 29, 1 },
		{ "TRGT1GrpPerr", 28, 1 },
		{ "IPSOTPerr", 27, 1 },
		{ "IPRetryPerr", 26, 1 },
		{ "IPRxDataGrpPerr", 25, 1 },
		{ "IPRxHdrGrpPerr", 24, 1 },
		{ "PIOTagQPerr", 23, 1 },
		{ "MAGrpPerr", 22, 1 },
		{ "VFIDPerr", 21, 1 },
		{ "FIDPerr", 20, 1 },
		{ "CfgSnpPerr", 19, 1 },
		{ "HRspPerr", 18, 1 },
		{ "HReqRdPerr", 17, 1 },
		{ "HReqWrPerr", 16, 1 },
		{ "DRspPerr", 15, 1 },
		{ "DReqRdPerr", 14, 1 },
		{ "DReqWrPerr", 13, 1 },
		{ "CRspPerr", 12, 1 },
		{ "CReqRdPerr", 11, 1 },
		{ "MstTagQPerr", 10, 1 },
		{ "TgtTagQPerr", 9, 1 },
		{ "PIOReqGrpPerr", 8, 1 },
		{ "PIOCplGrpPerr", 7, 1 },
		{ "MSIXDIPerr", 6, 1 },
		{ "MSIXDataPerr", 5, 1 },
		{ "MSIXAddrHPerr", 4, 1 },
		{ "MSIXAddrLPerr", 3, 1 },
		{ "MSIXStiPerr", 2, 1 },
		{ "MstTimeoutPerr", 1, 1 },
		{ "MstGrpPerr", 0, 1 },
	{ "PCIE_INT_CAUSE", 0x3004, 0 },
		{ "IPGrpPerr", 31, 1 },
		{ "NonFatalErr", 30, 1 },
		{ "RdRspErr", 29, 1 },
		{ "TRGT1GrpPerr", 28, 1 },
		{ "IPSOTPerr", 27, 1 },
		{ "IPRetryPerr", 26, 1 },
		{ "IPRxDataGrpPerr", 25, 1 },
		{ "IPRxHdrGrpPerr", 24, 1 },
		{ "PIOTagQPerr", 23, 1 },
		{ "MAGrpPerr", 22, 1 },
		{ "VFIDPerr", 21, 1 },
		{ "FIDPerr", 20, 1 },
		{ "CfgSnpPerr", 19, 1 },
		{ "HRspPerr", 18, 1 },
		{ "HReqRdPerr", 17, 1 },
		{ "HReqWrPerr", 16, 1 },
		{ "DRspPerr", 15, 1 },
		{ "DReqRdPerr", 14, 1 },
		{ "DReqWrPerr", 13, 1 },
		{ "CRspPerr", 12, 1 },
		{ "CReqRdPerr", 11, 1 },
		{ "MstTagQPerr", 10, 1 },
		{ "TgtTagQPerr", 9, 1 },
		{ "PIOReqGrpPerr", 8, 1 },
		{ "PIOCplGrpPerr", 7, 1 },
		{ "MSIXDIPerr", 6, 1 },
		{ "MSIXDataPerr", 5, 1 },
		{ "MSIXAddrHPerr", 4, 1 },
		{ "MSIXAddrLPerr", 3, 1 },
		{ "MSIXStiPerr", 2, 1 },
		{ "MstTimeoutPerr", 1, 1 },
		{ "MstGrpPerr", 0, 1 },
	{ "PCIE_PERR_ENABLE", 0x3008, 0 },
		{ "IPGrpPerr", 31, 1 },
		{ "TRGT1GrpPerr", 28, 1 },
		{ "IPSOTPerr", 27, 1 },
		{ "IPRetryPerr", 26, 1 },
		{ "IPRxDataGrpPerr", 25, 1 },
		{ "IPRxHdrGrpPerr", 24, 1 },
		{ "PIOTagQPerr", 23, 1 },
		{ "MAGrpPerr", 22, 1 },
		{ "VFIDPerr", 21, 1 },
		{ "FIDPerr", 20, 1 },
		{ "CfgSnpPerr", 19, 1 },
		{ "HRspPerr", 18, 1 },
		{ "HReqRdPerr", 17, 1 },
		{ "HReqWrPerr", 16, 1 },
		{ "DRspPerr", 15, 1 },
		{ "DReqRdPerr", 14, 1 },
		{ "DReqWrPerr", 13, 1 },
		{ "CRspPerr", 12, 1 },
		{ "CReqRdPerr", 11, 1 },
		{ "MstTagQPerr", 10, 1 },
		{ "TgtTagQPerr", 9, 1 },
		{ "PIOReqGrpPerr", 8, 1 },
		{ "PIOCplGrpPerr", 7, 1 },
		{ "MSIXDIPerr", 6, 1 },
		{ "MSIXDataPerr", 5, 1 },
		{ "MSIXAddrHPerr", 4, 1 },
		{ "MSIXAddrLPerr", 3, 1 },
		{ "MSIXStiPerr", 2, 1 },
		{ "MstTimeoutPerr", 1, 1 },
		{ "MstGrpPerr", 0, 1 },
	{ "PCIE_PERR_INJECT", 0x300c, 0 },
		{ "MemSel", 1, 5 },
		{ "IDE", 0, 1 },
	{ "PCIE_NONFAT_ERR", 0x3010, 0 },
		{ "MAReqTimeout", 29, 1 },
		{ "TRGT1BARTypeErr", 28, 1 },
		{ "MAExtraRspErr", 27, 1 },
		{ "MARspTimeout", 26, 1 },
		{ "INTVFAllMSIDisErr", 25, 1 },
		{ "INTVFRangeErr", 24, 1 },
		{ "INTPLIRspErr", 23, 1 },
		{ "MEMReqRdTagErr", 22, 1 },
		{ "CFGInitDoneErr", 21, 1 },
		{ "BAR2Timeout", 20, 1 },
		{ "VPDTimeout", 19, 1 },
		{ "MEMRspRdTagErr", 18, 1 },
		{ "MEMRspWrTagErr", 17, 1 },
		{ "PIORspRdTagErr", 16, 1 },
		{ "PIORspWrTagErr", 15, 1 },
		{ "DBITimeout", 14, 1 },
		{ "PIOUnAlindWr", 13, 1 },
		{ "BAR2RdErr", 12, 1 },
		{ "MAWrEOPErr", 11, 1 },
		{ "MARdEOPErr", 10, 1 },
		{ "RdRspErr", 9, 1 },
		{ "VPDRspErr", 8, 1 },
		{ "MemReq", 4, 1 },
		{ "PIOReq", 3, 1 },
		{ "BAR2Req", 2, 1 },
		{ "CfgSnp", 0, 1 },
	{ "PCIE_CFG", 0x3014, 0 },
		{ "PIOStopEn", 31, 1 },
		{ "DiagCtrlBus", 28, 3 },
		{ "IPPerrEn", 27, 1 },
		{ "CfgdExtTagEn", 26, 1 },
		{ "CfgdMaxPyldSz", 23, 3 },
		{ "CfgdMaxRdReqSz", 20, 3 },
		{ "DCAEn", 17, 1 },
		{ "CMDReqPriority", 16, 1 },
		{ "VPDReqProtect", 14, 2 },
		{ "DroppedRdRspData", 12, 1 },
		{ "AI_INTX_ReAssertEn", 11, 1 },
		{ "AutoTxnDisable", 10, 1 },
		{ "TC0_Stamp", 9, 1 },
		{ "AI_TCVal", 6, 3 },
		{ "DMAStopEn", 5, 1 },
		{ "DevStateRstMode", 4, 1 },
		{ "LinkReqRstPCIeCRstMode", 3, 1 },
		{ "LinkDnRstEn", 0, 1 },
	{ "PCIE_CFG2", 0x3018, 0 },
		{ "VPDTimer", 16, 16 },
		{ "BAR2Timer", 4, 12 },
		{ "MstReqRdRRASimple", 3, 1 },
		{ "TotMaxTag", 0, 2 },
	{ "PCIE_CFG3", 0x301c, 0 },
		{ "AutoPIOCookieMatch", 6, 1 },
		{ "FLRPndCplMode", 4, 2 },
		{ "HMADCASTFirstOnly", 2, 1 },
		{ "CMDDCASTFirstOnly", 1, 1 },
		{ "DMADCASTFirstOnly", 0, 1 },
	{ "PCIE_CFG4", 0x3020, 0 },
		{ "L1ClkRemovalEn", 17, 1 },
		{ "ReadyEnterL23", 16, 1 },
		{ "ExitL1", 12, 1 },
		{ "EnterL1", 8, 1 },
		{ "GenPME", 0, 8 },
	{ "PCIE_CFG5", 0x3024, 0 },
		{ "EnableSKPParityFix", 2, 1 },
		{ "EnableL2EntryInL1", 1, 1 },
		{ "HoldCplEnteringL1", 0, 1 },
	{ "PCIE_CFG6", 0x3028, 0 },
		{ "PERstTimerCount", 12, 14 },
		{ "PERstTimeout", 8, 1 },
		{ "PERstTimer", 0, 4 },
	{ "PCIE_CFG_SPACE_REQ", 0x3060, 0 },
		{ "Enable", 30, 1 },
		{ "AI", 29, 1 },
		{ "CS2", 28, 1 },
		{ "WrBE", 24, 4 },
		{ "VFVld", 23, 1 },
		{ "RVF", 16, 7 },
		{ "PF", 12, 3 },
		{ "ExtRegister", 8, 4 },
		{ "Register", 0, 8 },
	{ "PCIE_CFG_SPACE_DATA", 0x3064, 0 },
	{ "PCIE_MEM_ACCESS_BASE_WIN", 0x3068, 0 },
		{ "PCIEOfst", 10, 22 },
		{ "BIR", 8, 2 },
		{ "Window", 0, 8 },
	{ "PCIE_MEM_ACCESS_OFFSET", 0x306c, 0 },
		{ "MemOfst", 7, 25 },
		{ "PFNum", 0, 3 },
	{ "PCIE_MEM_ACCESS_BASE_WIN", 0x3070, 0 },
		{ "PCIEOfst", 10, 22 },
		{ "BIR", 8, 2 },
		{ "Window", 0, 8 },
	{ "PCIE_MEM_ACCESS_OFFSET", 0x3074, 0 },
		{ "MemOfst", 7, 25 },
		{ "PFNum", 0, 3 },
	{ "PCIE_MEM_ACCESS_BASE_WIN", 0x3078, 0 },
		{ "PCIEOfst", 10, 22 },
		{ "BIR", 8, 2 },
		{ "Window", 0, 8 },
	{ "PCIE_MEM_ACCESS_OFFSET", 0x307c, 0 },
		{ "MemOfst", 7, 25 },
		{ "PFNum", 0, 3 },
	{ "PCIE_MEM_ACCESS_BASE_WIN", 0x3080, 0 },
		{ "PCIEOfst", 10, 22 },
		{ "BIR", 8, 2 },
		{ "Window", 0, 8 },
	{ "PCIE_MEM_ACCESS_OFFSET", 0x3084, 0 },
		{ "MemOfst", 7, 25 },
		{ "PFNum", 0, 3 },
	{ "PCIE_MEM_ACCESS_BASE_WIN", 0x3088, 0 },
		{ "PCIEOfst", 10, 22 },
		{ "BIR", 8, 2 },
		{ "Window", 0, 8 },
	{ "PCIE_MEM_ACCESS_OFFSET", 0x308c, 0 },
		{ "MemOfst", 7, 25 },
		{ "PFNum", 0, 3 },
	{ "PCIE_MEM_ACCESS_BASE_WIN", 0x3090, 0 },
		{ "PCIEOfst", 10, 22 },
		{ "BIR", 8, 2 },
		{ "Window", 0, 8 },
	{ "PCIE_MEM_ACCESS_OFFSET", 0x3094, 0 },
		{ "MemOfst", 7, 25 },
		{ "PFNum", 0, 3 },
	{ "PCIE_MEM_ACCESS_BASE_WIN", 0x3098, 0 },
		{ "PCIEOfst", 10, 22 },
		{ "BIR", 8, 2 },
		{ "Window", 0, 8 },
	{ "PCIE_MEM_ACCESS_OFFSET", 0x309c, 0 },
		{ "MemOfst", 7, 25 },
		{ "PFNum", 0, 3 },
	{ "PCIE_MEM_ACCESS_BASE_WIN", 0x30a0, 0 },
		{ "PCIEOfst", 10, 22 },
		{ "BIR", 8, 2 },
		{ "Window", 0, 8 },
	{ "PCIE_MEM_ACCESS_OFFSET", 0x30a4, 0 },
		{ "MemOfst", 7, 25 },
		{ "PFNum", 0, 3 },
	{ "PCIE_MAILBOX_BASE_WIN", 0x30a8, 0 },
		{ "PCIEOfst", 6, 26 },
		{ "BIR", 4, 2 },
		{ "Window", 0, 2 },
	{ "PCIE_MAILBOX_OFFSET", 0x30ac, 0 },
		{ "MemOfst", 7, 25 },
	{ "PCIE_MA_CTRL", 0x30b0, 0 },
		{ "TagFree", 29, 1 },
		{ "MaxRspCnt", 24, 5 },
		{ "MaxReqCnt", 16, 7 },
		{ "MaxReqSize", 8, 3 },
		{ "MaxTag", 0, 5 },
	{ "PCIE_FW", 0x30b8, 0 },
	{ "PCIE_FW_PF", 0x30bc, 0 },
	{ "PCIE_FW_PF", 0x30c0, 0 },
	{ "PCIE_FW_PF", 0x30c4, 0 },
	{ "PCIE_FW_PF", 0x30c8, 0 },
	{ "PCIE_FW_PF", 0x30cc, 0 },
	{ "PCIE_FW_PF", 0x30d0, 0 },
	{ "PCIE_FW_PF", 0x30d4, 0 },
	{ "PCIE_FW_PF", 0x30d8, 0 },
	{ "PCIE_PIO_PAUSE", 0x30dc, 0 },
		{ "PIOPauseDone", 31, 1 },
		{ "MSTPauseDone", 30, 1 },
		{ "PauseTime", 4, 24 },
		{ "MSTPause", 1, 1 },
		{ "PIOPause", 0, 1 },
	{ "PCIE_MA_STAT", 0x30e0, 0 },
	{ "PCIE_STATIC_CFG1", 0x30e4, 0 },
		{ "AUXPOWER_DETECTED", 27, 1 },
	{ "PCIE_STATIC_CFG2", 0x30e8, 0 },
		{ "PL_CONTROL", 16, 16 },
		{ "STATIC_SPARE3", 0, 14 },
	{ "PCIE_DBG_INDIR_REQ", 0x30ec, 0 },
		{ "Enable", 31, 1 },
		{ "AI", 30, 1 },
		{ "Pointer", 8, 16 },
		{ "Select", 0, 4 },
	{ "PCIE_DBG_INDIR_DATA_0", 0x30f0, 0 },
	{ "PCIE_DBG_INDIR_DATA_1", 0x30f4, 0 },
	{ "PCIE_DBG_INDIR_DATA_2", 0x30f8, 0 },
	{ "PCIE_DBG_INDIR_DATA_3", 0x30fc, 0 },
	{ "PCIE_PF_INT_CFG", 0x3140, 0 },
		{ "PBAOfst", 28, 4 },
		{ "TABOfst", 24, 4 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_PF_INT_CFG2", 0x3144, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_PF_INT_CFG", 0x3148, 0 },
		{ "PBAOfst", 28, 4 },
		{ "TABOfst", 24, 4 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_PF_INT_CFG2", 0x314c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_PF_INT_CFG", 0x3150, 0 },
		{ "PBAOfst", 28, 4 },
		{ "TABOfst", 24, 4 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_PF_INT_CFG2", 0x3154, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_PF_INT_CFG", 0x3158, 0 },
		{ "PBAOfst", 28, 4 },
		{ "TABOfst", 24, 4 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_PF_INT_CFG2", 0x315c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_PF_INT_CFG", 0x3160, 0 },
		{ "PBAOfst", 28, 4 },
		{ "TABOfst", 24, 4 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_PF_INT_CFG2", 0x3164, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_PF_INT_CFG", 0x3168, 0 },
		{ "PBAOfst", 28, 4 },
		{ "TABOfst", 24, 4 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_PF_INT_CFG2", 0x316c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_PF_INT_CFG", 0x3170, 0 },
		{ "PBAOfst", 28, 4 },
		{ "TABOfst", 24, 4 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_PF_INT_CFG2", 0x3174, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_PF_INT_CFG", 0x3178, 0 },
		{ "PBAOfst", 28, 4 },
		{ "TABOfst", 24, 4 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_PF_INT_CFG2", 0x317c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3180, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3184, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3188, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x318c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3190, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3194, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3198, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x319c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x31a0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x31a4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x31a8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x31ac, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x31b0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x31b4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x31b8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x31bc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x31c0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x31c4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x31c8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x31cc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x31d0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x31d4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x31d8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x31dc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x31e0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x31e4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x31e8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x31ec, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x31f0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x31f4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x31f8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x31fc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3200, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3204, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3208, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x320c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3210, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3214, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3218, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x321c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3220, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3224, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3228, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x322c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3230, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3234, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3238, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x323c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3240, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3244, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3248, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x324c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3250, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3254, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3258, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x325c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3260, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3264, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3268, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x326c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3270, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3274, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3278, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x327c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3280, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3284, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3288, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x328c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3290, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3294, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3298, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x329c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x32a0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x32a4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x32a8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x32ac, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x32b0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x32b4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x32b8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x32bc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x32c0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x32c4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x32c8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x32cc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x32d0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x32d4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x32d8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x32dc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x32e0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x32e4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x32e8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x32ec, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x32f0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x32f4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x32f8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x32fc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3300, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3304, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3308, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x330c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3310, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3314, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3318, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x331c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3320, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3324, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3328, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x332c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3330, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3334, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3338, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x333c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3340, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3344, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3348, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x334c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3350, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3354, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3358, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x335c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3360, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3364, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3368, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x336c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3370, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3374, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3378, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x337c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3380, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3384, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3388, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x338c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3390, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3394, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3398, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x339c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x33a0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x33a4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x33a8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x33ac, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x33b0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x33b4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x33b8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x33bc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x33c0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x33c4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x33c8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x33cc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x33d0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x33d4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x33d8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x33dc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x33e0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x33e4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x33e8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x33ec, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x33f0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x33f4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x33f8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x33fc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3400, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3404, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3408, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x340c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3410, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3414, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3418, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x341c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3420, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3424, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3428, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x342c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3430, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3434, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3438, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x343c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3440, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3444, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3448, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x344c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3450, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3454, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3458, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x345c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3460, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3464, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3468, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x346c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3470, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3474, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3478, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x347c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3480, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3484, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3488, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x348c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3490, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3494, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3498, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x349c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x34a0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x34a4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x34a8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x34ac, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x34b0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x34b4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x34b8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x34bc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x34c0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x34c4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x34c8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x34cc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x34d0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x34d4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x34d8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x34dc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x34e0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x34e4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x34e8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x34ec, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x34f0, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x34f4, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x34f8, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x34fc, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3500, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3504, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3508, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x350c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3510, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3514, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3518, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x351c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3520, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3524, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3528, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x352c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3530, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3534, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3538, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x353c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3540, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3544, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3548, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x354c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3550, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3554, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3558, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x355c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3560, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3564, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3568, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x356c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3570, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x3574, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_VF_INT_CFG", 0x3578, 0 },
		{ "VecNum", 12, 10 },
		{ "VecBase", 0, 11 },
	{ "PCIE_VF_INT_CFG2", 0x357c, 0 },
		{ "SendFLRRsp", 31, 1 },
		{ "ImmFLRRsp", 24, 1 },
		{ "TxnDisable", 20, 1 },
	{ "PCIE_PF_MSI_EN", 0x35a8, 0 },
	{ "PCIE_VF_MSI_EN_0", 0x35ac, 0 },
	{ "PCIE_VF_MSI_EN_1", 0x35b0, 0 },
	{ "PCIE_VF_MSI_EN_2", 0x35b4, 0 },
	{ "PCIE_VF_MSI_EN_3", 0x35b8, 0 },
	{ "PCIE_PF_MSIX_EN", 0x35bc, 0 },
	{ "PCIE_VF_MSIX_EN_0", 0x35c0, 0 },
	{ "PCIE_VF_MSIX_EN_1", 0x35c4, 0 },
	{ "PCIE_VF_MSIX_EN_2", 0x35c8, 0 },
	{ "PCIE_VF_MSIX_EN_3", 0x35cc, 0 },
	{ "PCIE_FID_VFID_SEL", 0x35ec, 0 },
	{ "PCIE_FID_VFID", 0x3600, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3604, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3608, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x360c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3610, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3614, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3618, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x361c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3620, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3624, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3628, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x362c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3630, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3634, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3638, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x363c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3640, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3644, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3648, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x364c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3650, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3654, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3658, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x365c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3660, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3664, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3668, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x366c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3670, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3674, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3678, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x367c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3680, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3684, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3688, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x368c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3690, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3694, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3698, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x369c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x36fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3700, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3704, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3708, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x370c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3710, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3714, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3718, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x371c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3720, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3724, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3728, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x372c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3730, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3734, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3738, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x373c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3740, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3744, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3748, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x374c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3750, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3754, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3758, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x375c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3760, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3764, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3768, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x376c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3770, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3774, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3778, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x377c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3780, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3784, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3788, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x378c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3790, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3794, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3798, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x379c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x37fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3800, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3804, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3808, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x380c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3810, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3814, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3818, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x381c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3820, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3824, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3828, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x382c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3830, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3834, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3838, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x383c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3840, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3844, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3848, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x384c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3850, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3854, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3858, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x385c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3860, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3864, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3868, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x386c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3870, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3874, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3878, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x387c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3880, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3884, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3888, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x388c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3890, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3894, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3898, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x389c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x38fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3900, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3904, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3908, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x390c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3910, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3914, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3918, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x391c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3920, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3924, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3928, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x392c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3930, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3934, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3938, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x393c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3940, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3944, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3948, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x394c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3950, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3954, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3958, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x395c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3960, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3964, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3968, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x396c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3970, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3974, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3978, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x397c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3980, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3984, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3988, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x398c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3990, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3994, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3998, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x399c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x39fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a00, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a04, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a08, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a0c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a10, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a14, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a18, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a1c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a20, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a24, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a28, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a2c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a30, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a34, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a38, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a3c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a40, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a44, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a48, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a4c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a50, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a54, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a58, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a5c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a60, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a64, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a68, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a6c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a70, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a74, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a78, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a7c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a80, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a84, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a88, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a8c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a90, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a94, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a98, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3a9c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3aa0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3aa4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3aa8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3aac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ab0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ab4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ab8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3abc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ac0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ac4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ac8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3acc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ad0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ad4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ad8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3adc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ae0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ae4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ae8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3aec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3af0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3af4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3af8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3afc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b00, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b04, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b08, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b0c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b10, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b14, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b18, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b1c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b20, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b24, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b28, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b2c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b30, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b34, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b38, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b3c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b40, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b44, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b48, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b4c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b50, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b54, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b58, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b5c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b60, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b64, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b68, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b6c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b70, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b74, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b78, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b7c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b80, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b84, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b88, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b8c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b90, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b94, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b98, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3b9c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ba0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ba4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ba8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bb0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bb4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bb8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bbc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bc0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bc4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bc8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bcc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bd0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bd4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bd8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bdc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3be0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3be4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3be8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bf0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bf4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bf8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3bfc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c00, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c04, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c08, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c0c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c10, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c14, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c18, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c1c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c20, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c24, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c28, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c2c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c30, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c34, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c38, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c3c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c40, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c44, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c48, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c4c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c50, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c54, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c58, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c5c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c60, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c64, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c68, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c6c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c70, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c74, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c78, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c7c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c80, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c84, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c88, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c8c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c90, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c94, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c98, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3c9c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ca0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ca4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ca8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cb0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cb4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cb8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cbc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cc0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cc4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cc8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ccc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cd0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cd4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cd8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cdc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ce0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ce4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ce8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cf0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cf4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cf8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3cfc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d00, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d04, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d08, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d0c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d10, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d14, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d18, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d1c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d20, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d24, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d28, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d2c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d30, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d34, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d38, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d3c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d40, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d44, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d48, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d4c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d50, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d54, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d58, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d5c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d60, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d64, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d68, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d6c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d70, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d74, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d78, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d7c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d80, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d84, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d88, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d8c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d90, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d94, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d98, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3d9c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3da0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3da4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3da8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3dac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3db0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3db4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3db8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3dbc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3dc0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3dc4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3dc8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3dcc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3dd0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3dd4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3dd8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ddc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3de0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3de4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3de8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3dec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3df0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3df4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3df8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3dfc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e00, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e04, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e08, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e0c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e10, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e14, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e18, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e1c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e20, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e24, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e28, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e2c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e30, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e34, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e38, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e3c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e40, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e44, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e48, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e4c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e50, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e54, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e58, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e5c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e60, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e64, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e68, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e6c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e70, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e74, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e78, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e7c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e80, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e84, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e88, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e8c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e90, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e94, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e98, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3e9c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ea0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ea4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ea8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3eac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3eb0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3eb4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3eb8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ebc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ec0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ec4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ec8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ecc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ed0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ed4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ed8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3edc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ee0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ee4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ee8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3eec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ef0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ef4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ef8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3efc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f00, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f04, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f08, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f0c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f10, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f14, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f18, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f1c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f20, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f24, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f28, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f2c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f30, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f34, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f38, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f3c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f40, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f44, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f48, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f4c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f50, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f54, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f58, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f5c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f60, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f64, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f68, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f6c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f70, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f74, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f78, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f7c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f80, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f84, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f88, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f8c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f90, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f94, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f98, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3f9c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fa0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fa4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fa8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fb0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fb4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fb8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fbc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fc0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fc4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fc8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fcc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fd0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fd4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fd8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fdc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fe0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fe4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fe8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3fec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ff0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ff4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ff8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x3ffc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4000, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4004, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4008, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x400c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4010, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4014, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4018, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x401c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4020, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4024, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4028, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x402c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4030, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4034, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4038, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x403c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4040, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4044, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4048, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x404c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4050, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4054, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4058, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x405c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4060, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4064, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4068, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x406c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4070, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4074, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4078, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x407c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4080, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4084, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4088, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x408c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4090, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4094, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4098, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x409c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x40fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4100, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4104, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4108, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x410c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4110, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4114, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4118, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x411c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4120, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4124, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4128, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x412c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4130, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4134, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4138, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x413c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4140, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4144, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4148, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x414c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4150, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4154, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4158, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x415c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4160, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4164, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4168, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x416c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4170, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4174, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4178, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x417c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4180, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4184, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4188, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x418c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4190, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4194, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4198, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x419c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x41fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4200, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4204, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4208, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x420c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4210, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4214, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4218, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x421c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4220, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4224, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4228, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x422c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4230, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4234, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4238, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x423c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4240, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4244, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4248, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x424c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4250, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4254, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4258, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x425c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4260, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4264, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4268, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x426c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4270, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4274, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4278, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x427c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4280, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4284, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4288, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x428c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4290, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4294, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4298, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x429c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x42fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4300, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4304, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4308, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x430c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4310, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4314, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4318, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x431c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4320, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4324, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4328, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x432c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4330, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4334, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4338, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x433c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4340, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4344, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4348, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x434c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4350, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4354, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4358, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x435c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4360, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4364, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4368, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x436c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4370, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4374, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4378, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x437c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4380, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4384, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4388, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x438c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4390, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4394, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4398, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x439c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x43fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4400, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4404, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4408, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x440c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4410, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4414, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4418, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x441c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4420, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4424, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4428, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x442c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4430, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4434, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4438, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x443c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4440, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4444, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4448, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x444c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4450, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4454, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4458, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x445c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4460, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4464, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4468, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x446c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4470, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4474, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4478, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x447c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4480, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4484, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4488, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x448c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4490, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4494, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4498, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x449c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x44fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4500, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4504, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4508, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x450c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4510, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4514, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4518, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x451c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4520, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4524, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4528, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x452c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4530, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4534, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4538, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x453c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4540, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4544, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4548, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x454c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4550, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4554, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4558, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x455c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4560, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4564, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4568, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x456c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4570, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4574, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4578, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x457c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4580, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4584, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4588, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x458c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4590, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4594, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4598, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x459c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x45fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4600, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4604, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4608, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x460c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4610, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4614, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4618, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x461c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4620, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4624, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4628, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x462c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4630, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4634, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4638, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x463c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4640, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4644, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4648, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x464c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4650, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4654, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4658, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x465c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4660, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4664, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4668, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x466c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4670, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4674, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4678, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x467c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4680, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4684, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4688, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x468c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4690, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4694, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4698, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x469c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x46fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4700, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4704, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4708, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x470c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4710, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4714, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4718, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x471c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4720, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4724, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4728, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x472c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4730, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4734, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4738, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x473c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4740, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4744, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4748, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x474c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4750, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4754, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4758, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x475c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4760, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4764, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4768, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x476c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4770, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4774, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4778, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x477c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4780, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4784, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4788, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x478c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4790, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4794, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4798, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x479c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x47fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4800, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4804, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4808, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x480c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4810, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4814, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4818, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x481c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4820, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4824, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4828, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x482c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4830, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4834, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4838, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x483c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4840, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4844, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4848, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x484c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4850, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4854, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4858, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x485c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4860, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4864, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4868, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x486c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4870, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4874, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4878, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x487c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4880, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4884, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4888, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x488c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4890, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4894, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4898, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x489c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x48fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4900, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4904, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4908, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x490c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4910, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4914, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4918, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x491c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4920, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4924, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4928, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x492c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4930, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4934, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4938, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x493c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4940, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4944, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4948, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x494c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4950, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4954, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4958, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x495c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4960, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4964, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4968, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x496c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4970, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4974, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4978, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x497c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4980, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4984, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4988, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x498c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4990, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4994, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4998, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x499c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x49fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a00, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a04, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a08, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a0c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a10, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a14, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a18, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a1c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a20, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a24, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a28, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a2c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a30, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a34, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a38, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a3c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a40, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a44, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a48, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a4c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a50, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a54, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a58, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a5c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a60, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a64, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a68, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a6c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a70, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a74, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a78, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a7c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a80, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a84, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a88, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a8c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a90, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a94, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a98, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4a9c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4aa0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4aa4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4aa8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4aac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ab0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ab4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ab8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4abc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ac0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ac4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ac8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4acc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ad0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ad4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ad8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4adc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ae0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ae4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ae8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4aec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4af0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4af4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4af8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4afc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b00, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b04, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b08, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b0c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b10, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b14, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b18, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b1c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b20, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b24, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b28, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b2c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b30, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b34, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b38, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b3c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b40, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b44, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b48, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b4c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b50, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b54, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b58, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b5c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b60, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b64, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b68, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b6c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b70, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b74, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b78, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b7c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b80, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b84, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b88, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b8c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b90, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b94, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b98, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4b9c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ba0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ba4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ba8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bb0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bb4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bb8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bbc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bc0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bc4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bc8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bcc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bd0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bd4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bd8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bdc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4be0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4be4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4be8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bf0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bf4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bf8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4bfc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c00, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c04, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c08, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c0c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c10, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c14, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c18, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c1c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c20, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c24, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c28, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c2c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c30, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c34, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c38, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c3c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c40, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c44, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c48, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c4c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c50, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c54, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c58, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c5c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c60, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c64, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c68, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c6c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c70, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c74, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c78, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c7c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c80, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c84, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c88, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c8c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c90, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c94, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c98, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4c9c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ca0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ca4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ca8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cb0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cb4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cb8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cbc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cc0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cc4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cc8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ccc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cd0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cd4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cd8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cdc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ce0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ce4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ce8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cf0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cf4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cf8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4cfc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d00, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d04, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d08, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d0c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d10, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d14, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d18, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d1c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d20, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d24, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d28, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d2c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d30, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d34, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d38, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d3c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d40, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d44, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d48, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d4c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d50, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d54, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d58, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d5c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d60, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d64, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d68, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d6c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d70, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d74, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d78, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d7c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d80, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d84, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d88, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d8c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d90, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d94, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d98, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4d9c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4da0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4da4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4da8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4dac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4db0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4db4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4db8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4dbc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4dc0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4dc4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4dc8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4dcc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4dd0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4dd4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4dd8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ddc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4de0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4de4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4de8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4dec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4df0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4df4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4df8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4dfc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e00, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e04, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e08, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e0c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e10, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e14, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e18, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e1c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e20, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e24, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e28, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e2c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e30, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e34, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e38, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e3c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e40, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e44, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e48, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e4c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e50, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e54, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e58, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e5c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e60, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e64, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e68, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e6c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e70, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e74, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e78, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e7c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e80, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e84, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e88, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e8c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e90, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e94, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e98, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4e9c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ea0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ea4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ea8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4eac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4eb0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4eb4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4eb8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ebc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ec0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ec4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ec8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ecc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ed0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ed4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ed8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4edc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ee0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ee4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ee8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4eec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ef0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ef4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ef8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4efc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f00, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f04, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f08, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f0c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f10, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f14, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f18, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f1c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f20, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f24, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f28, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f2c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f30, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f34, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f38, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f3c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f40, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f44, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f48, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f4c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f50, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f54, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f58, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f5c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f60, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f64, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f68, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f6c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f70, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f74, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f78, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f7c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f80, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f84, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f88, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f8c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f90, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f94, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f98, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4f9c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fa0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fa4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fa8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fb0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fb4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fb8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fbc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fc0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fc4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fc8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fcc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fd0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fd4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fd8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fdc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fe0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fe4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fe8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4fec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ff0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ff4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ff8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x4ffc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5000, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5004, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5008, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x500c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5010, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5014, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5018, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x501c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5020, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5024, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5028, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x502c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5030, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5034, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5038, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x503c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5040, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5044, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5048, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x504c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5050, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5054, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5058, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x505c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5060, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5064, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5068, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x506c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5070, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5074, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5078, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x507c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5080, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5084, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5088, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x508c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5090, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5094, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5098, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x509c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x50fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5100, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5104, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5108, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x510c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5110, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5114, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5118, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x511c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5120, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5124, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5128, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x512c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5130, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5134, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5138, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x513c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5140, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5144, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5148, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x514c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5150, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5154, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5158, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x515c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5160, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5164, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5168, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x516c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5170, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5174, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5178, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x517c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5180, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5184, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5188, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x518c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5190, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5194, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5198, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x519c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x51fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5200, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5204, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5208, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x520c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5210, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5214, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5218, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x521c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5220, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5224, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5228, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x522c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5230, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5234, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5238, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x523c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5240, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5244, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5248, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x524c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5250, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5254, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5258, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x525c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5260, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5264, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5268, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x526c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5270, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5274, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5278, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x527c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5280, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5284, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5288, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x528c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5290, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5294, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5298, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x529c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x52fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5300, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5304, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5308, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x530c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5310, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5314, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5318, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x531c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5320, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5324, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5328, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x532c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5330, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5334, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5338, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x533c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5340, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5344, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5348, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x534c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5350, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5354, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5358, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x535c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5360, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5364, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5368, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x536c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5370, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5374, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5378, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x537c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5380, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5384, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5388, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x538c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5390, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5394, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5398, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x539c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x53fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5400, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5404, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5408, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x540c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5410, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5414, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5418, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x541c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5420, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5424, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5428, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x542c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5430, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5434, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5438, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x543c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5440, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5444, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5448, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x544c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5450, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5454, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5458, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x545c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5460, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5464, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5468, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x546c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5470, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5474, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5478, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x547c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5480, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5484, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5488, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x548c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5490, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5494, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5498, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x549c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x54fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5500, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5504, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5508, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x550c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5510, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5514, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5518, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x551c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5520, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5524, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5528, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x552c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5530, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5534, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5538, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x553c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5540, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5544, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5548, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x554c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5550, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5554, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5558, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x555c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5560, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5564, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5568, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x556c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5570, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5574, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5578, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x557c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5580, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5584, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5588, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x558c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5590, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5594, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x5598, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x559c, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55a0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55a4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55a8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55ac, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55b0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55b4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55b8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55bc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55c0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55c4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55c8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55cc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55d0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55d4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55d8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55dc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55e0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55e4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55e8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55ec, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55f0, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55f4, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55f8, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_FID_VFID", 0x55fc, 0 },
		{ "Select", 30, 2 },
		{ "IDO", 24, 1 },
		{ "VFID", 16, 8 },
		{ "TC", 11, 3 },
		{ "VFVld", 10, 1 },
		{ "PF", 7, 3 },
		{ "RVF", 0, 7 },
	{ "PCIE_COOKIE_STAT", 0x5600, 0 },
		{ "CookieB", 16, 10 },
		{ "CookieA", 0, 10 },
	{ "PCIE_COOKIE_STAT", 0x5604, 0 },
		{ "CookieB", 16, 10 },
		{ "CookieA", 0, 10 },
	{ "PCIE_COOKIE_STAT", 0x5608, 0 },
		{ "CookieB", 16, 10 },
		{ "CookieA", 0, 10 },
	{ "PCIE_COOKIE_STAT", 0x560c, 0 },
		{ "CookieB", 16, 10 },
		{ "CookieA", 0, 10 },
	{ "PCIE_COOKIE_STAT", 0x5610, 0 },
		{ "CookieB", 16, 10 },
		{ "CookieA", 0, 10 },
	{ "PCIE_COOKIE_STAT", 0x5614, 0 },
		{ "CookieB", 16, 10 },
		{ "CookieA", 0, 10 },
	{ "PCIE_COOKIE_STAT", 0x5618, 0 },
		{ "CookieB", 16, 10 },
		{ "CookieA", 0, 10 },
	{ "PCIE_COOKIE_STAT", 0x561c, 0 },
		{ "CookieB", 16, 10 },
		{ "CookieA", 0, 10 },
	{ "PCIE_FLR_PIO", 0x5620, 0 },
		{ "RcvdBAR2Cookie", 24, 8 },
		{ "RcvdMARspCookie", 16, 8 },
		{ "RcvdPIORspCookie", 8, 8 },
		{ "ExpdCookie", 0, 8 },
	{ "PCIE_FLR_PIO2", 0x5624, 0 },
		{ "RcvdMAReqCookie", 16, 8 },
		{ "RcvdPIOReqCookie", 8, 8 },
	{ "PCIE_VC0_CDTS0", 0x56cc, 0 },
		{ "CPLD0", 20, 12 },
		{ "PH0", 12, 8 },
		{ "PD0", 0, 12 },
	{ "PCIE_VC0_CDTS1", 0x56d0, 0 },
		{ "CPLH0", 20, 8 },
		{ "NPH0", 12, 8 },
		{ "NPD0", 0, 12 },
	{ "PCIE_VC1_CDTS0", 0x56d4, 0 },
		{ "CPLD1", 20, 12 },
		{ "PH1", 12, 8 },
		{ "PD1", 0, 12 },
	{ "PCIE_VC1_CDTS1", 0x56d8, 0 },
		{ "CPLH1", 20, 8 },
		{ "NPH1", 12, 8 },
		{ "NPD1", 0, 12 },
	{ "PCIE_FLR_PF_STATUS", 0x56dc, 0 },
	{ "PCIE_FLR_VF0_STATUS", 0x56e0, 0 },
	{ "PCIE_FLR_VF1_STATUS", 0x56e4, 0 },
	{ "PCIE_FLR_VF2_STATUS", 0x56e8, 0 },
	{ "PCIE_FLR_VF3_STATUS", 0x56ec, 0 },
	{ "PCIE_STAT", 0x56f4, 0 },
		{ "PM_Status", 24, 8 },
		{ "PM_CurrentState", 20, 3 },
		{ "LTSSMEnable", 12, 1 },
		{ "StateCfgInitF", 4, 7 },
		{ "StateCfgInit", 0, 4 },
	{ "PCIE_CRS", 0x56f8, 0 },
	{ "PCIE_LTSSM", 0x56fc, 0 },
	{ "PCIE_PF_CFG", 0x1e040, 0 },
		{ "INTXStat", 16, 1 },
		{ "AIVec", 4, 10 },
		{ "D3HotEn", 1, 1 },
		{ "CLIDecEn", 0, 1 },
	{ "PCIE_PF_CLI", 0x1e044, 0 },
	{ "PCIE_PF_EXPROM_OFST", 0x1e04c, 0 },
		{ "Offset", 10, 14 },
	{ "PCIE_PF_CFG", 0x1e440, 0 },
		{ "INTXStat", 16, 1 },
		{ "AIVec", 4, 10 },
		{ "D3HotEn", 1, 1 },
		{ "CLIDecEn", 0, 1 },
	{ "PCIE_PF_CLI", 0x1e444, 0 },
	{ "PCIE_PF_EXPROM_OFST", 0x1e44c, 0 },
		{ "Offset", 10, 14 },
	{ "PCIE_PF_CFG", 0x1e840, 0 },
		{ "INTXStat", 16, 1 },
		{ "AIVec", 4, 10 },
		{ "D3HotEn", 1, 1 },
		{ "CLIDecEn", 0, 1 },
	{ "PCIE_PF_CLI", 0x1e844, 0 },
	{ "PCIE_PF_EXPROM_OFST", 0x1e84c, 0 },
		{ "Offset", 10, 14 },
	{ "PCIE_PF_CFG", 0x1ec40, 0 },
		{ "INTXStat", 16, 1 },
		{ "AIVec", 4, 10 },
		{ "D3HotEn", 1, 1 },
		{ "CLIDecEn", 0, 1 },
	{ "PCIE_PF_CLI", 0x1ec44, 0 },
	{ "PCIE_PF_EXPROM_OFST", 0x1ec4c, 0 },
		{ "Offset", 10, 14 },
	{ "PCIE_PF_CFG", 0x1f040, 0 },
		{ "INTXStat", 16, 1 },
		{ "AIVec", 4, 10 },
		{ "D3HotEn", 1, 1 },
		{ "CLIDecEn", 0, 1 },
	{ "PCIE_PF_CLI", 0x1f044, 0 },
	{ "PCIE_PF_EXPROM_OFST", 0x1f04c, 0 },
		{ "Offset", 10, 14 },
	{ "PCIE_PF_CFG", 0x1f440, 0 },
		{ "INTXStat", 16, 1 },
		{ "AIVec", 4, 10 },
		{ "D3HotEn", 1, 1 },
		{ "CLIDecEn", 0, 1 },
	{ "PCIE_PF_CLI", 0x1f444, 0 },
	{ "PCIE_PF_EXPROM_OFST", 0x1f44c, 0 },
		{ "Offset", 10, 14 },
	{ "PCIE_PF_CFG", 0x1f840, 0 },
		{ "INTXStat", 16, 1 },
		{ "AIVec", 4, 10 },
		{ "D3HotEn", 1, 1 },
		{ "CLIDecEn", 0, 1 },
	{ "PCIE_PF_CLI", 0x1f844, 0 },
	{ "PCIE_PF_EXPROM_OFST", 0x1f84c, 0 },
		{ "Offset", 10, 14 },
	{ "PCIE_PF_CFG", 0x1fc40, 0 },
		{ "INTXStat", 16, 1 },
		{ "AIVec", 4, 10 },
		{ "D3HotEn", 1, 1 },
		{ "CLIDecEn", 0, 1 },
	{ "PCIE_PF_CLI", 0x1fc44, 0 },
	{ "PCIE_PF_EXPROM_OFST", 0x1fc4c, 0 },
		{ "Offset", 10, 14 },
	{ "PCIE_CORE_ACK_LATENCY_TIMER_REPLAY_TIMER", 0x5700, 0 },
		{ "Replay_Time_Limit", 16, 16 },
		{ "Ack_Latency_Timer_Limit", 0, 16 },
	{ "PCIE_CORE_VENDOR_SPECIFIC_DLLP", 0x5704, 0 },
	{ "PCIE_CORE_PORT_FORCE_LINK", 0x5708, 0 },
		{ "Low_Power_Entrance_Count", 24, 8 },
		{ "Link_State", 16, 6 },
		{ "Force_Link", 15, 1 },
		{ "Link_Number", 0, 8 },
	{ "PCIE_CORE_ACK_FREQUENCY_L0L1_ASPM_CONTROL", 0x570c, 0 },
		{ "Enter_ASPM_L1_wo_L0s", 30, 1 },
		{ "L1_Entrance_Latency", 27, 3 },
		{ "L0s_Entrance_Latency", 24, 3 },
		{ "Common_Clock_N_FTS", 16, 8 },
		{ "N_FTS", 8, 8 },
		{ "Ack_Frequency", 0, 8 },
	{ "PCIE_CORE_PORT_LINK_CONTROL", 0x5710, 0 },
		{ "Crosslink_Active", 23, 1 },
		{ "Crosslink_Enable", 22, 1 },
		{ "Link_Mode_Enable", 16, 6 },
		{ "Fast_Link_Mode", 7, 1 },
		{ "DLL_Link_Enable", 5, 1 },
		{ "Reset_Assert", 3, 1 },
		{ "Loopback_Enable", 2, 1 },
		{ "Scramble_Disable", 1, 1 },
		{ "Vendor_Specific_DLLP_Request", 0, 1 },
	{ "PCIE_CORE_LANE_SKEW", 0x5714, 0 },
		{ "Disable_DeSkew", 31, 1 },
		{ "Ack_Nak_Disable", 25, 1 },
		{ "Flow_Control_Disable", 24, 1 },
		{ "Insert_TxSkew", 0, 24 },
	{ "PCIE_CORE_SYMBOL_NUMBER", 0x5718, 0 },
		{ "Flow_Control_Timer_Modifier", 24, 5 },
		{ "Ack_Nak_Timer_Modifier", 19, 5 },
		{ "Replay_Timer_Modifier", 14, 5 },
		{ "MaxFunc", 0, 3 },
	{ "PCIE_CORE_SYMBOL_TIMER_FILTER_MASK1", 0x571c, 0 },
		{ "Mask_RADM_Filter", 16, 16 },
		{ "Disable_FC_Watchdog", 15, 1 },
		{ "SKP_Interval", 0, 11 },
	{ "PCIE_CORE_FILTER_MASK2", 0x5720, 0 },
	{ "PCIE_CORE_DEBUG_0", 0x5728, 0 },
	{ "PCIE_CORE_DEBUG_1", 0x572c, 0 },
	{ "PCIE_CORE_TRANSMIT_POSTED_FC_CREDIT_STATUS", 0x5730, 0 },
		{ "TxPH_FC", 12, 8 },
		{ "TxPD_FC", 0, 12 },
	{ "PCIE_CORE_TRANSMIT_NONPOSTED_FC_CREDIT_STATUS", 0x5734, 0 },
		{ "TxNPH_FC", 12, 8 },
		{ "TxNPD_FC", 0, 12 },
	{ "PCIE_CORE_TRANSMIT_COMPLETION_FC_CREDIT_STATUS", 0x5738, 0 },
		{ "TxCPLH_FC", 12, 8 },
		{ "TxCPLD_FC", 0, 12 },
	{ "PCIE_CORE_QUEUE_STATUS", 0x573c, 0 },
		{ "RxQueue_Not_Empty", 2, 1 },
		{ "TxRetryBuf_Not_Empty", 1, 1 },
		{ "RxTLP_FC_Not_Returned", 0, 1 },
	{ "PCIE_CORE_VC_TRANSMIT_ARBITRATION_1", 0x5740, 0 },
		{ "VC3_WRR", 24, 8 },
		{ "VC2_WRR", 16, 8 },
		{ "VC1_WRR", 8, 8 },
		{ "VC0_WRR", 0, 8 },
	{ "PCIE_CORE_VC_TRANSMIT_ARBITRATION_2", 0x5744, 0 },
		{ "VC7_WRR", 24, 8 },
		{ "VC6_WRR", 16, 8 },
		{ "VC5_WRR", 8, 8 },
		{ "VC4_WRR", 0, 8 },
	{ "PCIE_CORE_VC0_POSTED_RECEIVE_QUEUE_CONTROL", 0x5748, 0 },
		{ "VC0_Rx_Ordering", 31, 1 },
		{ "VC0_TLP_Ordering", 30, 1 },
		{ "VC0_PTLP_Queue_Mode", 21, 3 },
		{ "VC0_PH_Credits", 12, 8 },
		{ "VC0_PD_Credits", 0, 12 },
	{ "PCIE_CORE_VC0_NONPOSTED_RECEIVE_QUEUE_CONTROL", 0x574c, 0 },
		{ "VC0_NPTLP_Queue_Mode", 21, 3 },
		{ "VC0_NPH_Credits", 12, 8 },
		{ "VC0_NPD_Credits", 0, 12 },
	{ "PCIE_CORE_VC0_COMPLETION_RECEIVE_QUEUE_CONTROL", 0x5750, 0 },
		{ "VC0_CPLTLP_Queue_Mode", 21, 3 },
		{ "VC0_CPLH_Credits", 12, 8 },
		{ "VC0_CPLD_Credits", 0, 12 },
	{ "PCIE_CORE_VC1_POSTED_RECEIVE_QUEUE_CONTROL", 0x5754, 0 },
		{ "VC1_TLP_Ordering", 30, 1 },
		{ "VC1_PTLP_Queue_Mode", 21, 3 },
		{ "VC1_PH_Credits", 12, 8 },
		{ "VC1_PD_Credits", 0, 12 },
	{ "PCIE_CORE_VC1_NONPOSTED_RECEIVE_QUEUE_CONTROL", 0x5758, 0 },
		{ "VC1_NPTLP_Queue_Mode", 21, 3 },
		{ "VC1_NPH_Credits", 12, 8 },
		{ "VC1_NPD_Credits", 0, 12 },
	{ "PCIE_CORE_VC1_COMPLETION_RECEIVE_QUEUE_CONTROL", 0x575c, 0 },
		{ "VC1_CPLTLP_Queue_Mode", 21, 3 },
		{ "VC1_CPLH_Credits", 12, 8 },
		{ "VC1_CPLD_Credits", 0, 12 },
	{ "PCIE_CORE_LINK_WIDTH_SPEED_CHANGE", 0x580c, 0 },
		{ "Sel_DeEmphasis", 20, 1 },
		{ "TxCmplRcv", 19, 1 },
		{ "PhyTxSwing", 18, 1 },
		{ "DirSpdChange", 17, 1 },
		{ "Num_Lanes", 8, 9 },
		{ "NFTS_Gen2_3", 0, 8 },
	{ "PCIE_CORE_PHY_STATUS", 0x5810, 0 },
	{ "PCIE_CORE_PHY_CONTROL", 0x5814, 0 },
	{ "PCIE_CORE_GEN3_CONTROL", 0x5890, 0 },
		{ "DC_Balance_Disable", 18, 1 },
		{ "DLLP_Delay_Disable", 17, 1 },
		{ "Eql_Disable", 16, 1 },
		{ "Eql_Redo_Disable", 11, 1 },
		{ "Eql_EIEOS_CntRst_Disable", 10, 1 },
		{ "Eql_PH2_PH3_Disable", 9, 1 },
		{ "Disable_Scrambler", 8, 1 },
	{ "PCIE_CORE_GEN3_EQ_FS_LF", 0x5894, 0 },
		{ "Full_Swing", 6, 6 },
		{ "Low_Frequency", 0, 6 },
	{ "PCIE_CORE_GEN3_EQ_PRESET_COEFF", 0x5898, 0 },
		{ "PostCursor", 12, 6 },
		{ "Cursor", 6, 6 },
		{ "PreCursor", 0, 6 },
	{ "PCIE_CORE_GEN3_EQ_PRESET_INDEX", 0x589c, 0 },
	{ "PCIE_CORE_GEN3_EQ_STATUS", 0x58a4, 0 },
	{ "PCIE_CORE_GEN3_EQ_CONTROL", 0x58a8, 0 },
		{ "Include_Initial_FOM", 24, 1 },
		{ "Preset_Request_Vector", 8, 16 },
		{ "Phase23_2ms_Timeout_Disable", 5, 1 },
		{ "After24ms", 4, 1 },
		{ "Feedback_Mode", 0, 4 },
	{ "PCIE_CORE_GEN3_EQ_DIRCHANGE_FEEDBACK", 0x58ac, 0 },
		{ "WinAperture_CPlus1", 14, 4 },
		{ "WinAperture_CMins1", 10, 4 },
		{ "Convergence_WinDepth", 5, 5 },
		{ "EQMasterPhase_MinTime", 0, 5 },
	{ "PCIE_CORE_PIPE_CONTROL", 0x58b8, 0 },
	{ "PCIE_CORE_DBI_RO_WE", 0x58bc, 0 },
	{ "PCIE_DMA_CFG", 0x5940, 0 },
		{ "MaxPyldSize", 28, 3 },
		{ "MaxReqCnt", 20, 8 },
		{ "MaxRdReqSize", 17, 3 },
		{ "MaxRspCnt", 8, 9 },
		{ "SeqChkDis", 7, 1 },
		{ "MinTag", 0, 7 },
	{ "PCIE_DMA_STAT", 0x5944, 0 },
		{ "RspCnt", 20, 12 },
		{ "RdReqCnt", 12, 8 },
		{ "WrReqCnt", 0, 11 },
	{ "PCIE_DMA_STAT2", 0x5948, 0 },
		{ "CookieCnt", 24, 4 },
		{ "RdSeqNumUpdCnt", 20, 4 },
		{ "SIReqCnt", 16, 4 },
		{ "WrEOPMatchSOP", 12, 1 },
		{ "WrSOPCnt", 8, 4 },
		{ "RdSOPCnt", 0, 8 },
	{ "PCIE_DMA_STAT3", 0x594c, 0 },
		{ "AtmReqSOPCnt", 24, 8 },
		{ "AtmEOPMatchSOP", 17, 1 },
		{ "RspEOPMatchSOP", 16, 1 },
		{ "RspErrCnt", 8, 8 },
		{ "RspSOPCnt", 0, 8 },
	{ "PCIE_DMA_CFG", 0x5950, 0 },
		{ "MaxPyldSize", 28, 3 },
		{ "MaxReqCnt", 20, 8 },
		{ "MaxRdReqSize", 17, 3 },
		{ "MaxRspCnt", 8, 9 },
		{ "SeqChkDis", 7, 1 },
		{ "MinTag", 0, 7 },
	{ "PCIE_DMA_STAT", 0x5954, 0 },
		{ "RspCnt", 20, 12 },
		{ "RdReqCnt", 12, 8 },
		{ "WrReqCnt", 0, 11 },
	{ "PCIE_DMA_STAT2", 0x5958, 0 },
		{ "CookieCnt", 24, 4 },
		{ "RdSeqNumUpdCnt", 20, 4 },
		{ "SIReqCnt", 16, 4 },
		{ "WrEOPMatchSOP", 12, 1 },
		{ "WrSOPCnt", 8, 4 },
		{ "RdSOPCnt", 0, 8 },
	{ "PCIE_DMA_STAT3", 0x595c, 0 },
		{ "AtmReqSOPCnt", 24, 8 },
		{ "AtmEOPMatchSOP", 17, 1 },
		{ "RspEOPMatchSOP", 16, 1 },
		{ "RspErrCnt", 8, 8 },
		{ "RspSOPCnt", 0, 8 },
	{ "PCIE_DMA_CFG", 0x5960, 0 },
		{ "MaxPyldSize", 28, 3 },
		{ "MaxReqCnt", 20, 8 },
		{ "MaxRdReqSize", 17, 3 },
		{ "MaxRspCnt", 8, 9 },
		{ "SeqChkDis", 7, 1 },
		{ "MinTag", 0, 7 },
	{ "PCIE_DMA_STAT", 0x5964, 0 },
		{ "RspCnt", 20, 12 },
		{ "RdReqCnt", 12, 8 },
		{ "WrReqCnt", 0, 11 },
	{ "PCIE_DMA_STAT2", 0x5968, 0 },
		{ "CookieCnt", 24, 4 },
		{ "RdSeqNumUpdCnt", 20, 4 },
		{ "SIReqCnt", 16, 4 },
		{ "WrEOPMatchSOP", 12, 1 },
		{ "WrSOPCnt", 8, 4 },
		{ "RdSOPCnt", 0, 8 },
	{ "PCIE_DMA_STAT3", 0x596c, 0 },
		{ "AtmReqSOPCnt", 24, 8 },
		{ "AtmEOPMatchSOP", 17, 1 },
		{ "RspEOPMatchSOP", 16, 1 },
		{ "RspErrCnt", 8, 8 },
		{ "RspSOPCnt", 0, 8 },
	{ "PCIE_DMA_CFG", 0x5970, 0 },
		{ "MaxPyldSize", 28, 3 },
		{ "MaxReqCnt", 20, 8 },
		{ "MaxRdReqSize", 17, 3 },
		{ "MaxRspCnt", 8, 9 },
		{ "SeqChkDis", 7, 1 },
		{ "MinTag", 0, 7 },
	{ "PCIE_DMA_STAT", 0x5974, 0 },
		{ "RspCnt", 20, 12 },
		{ "RdReqCnt", 12, 8 },
		{ "WrReqCnt", 0, 11 },
	{ "PCIE_DMA_STAT2", 0x5978, 0 },
		{ "CookieCnt", 24, 4 },
		{ "RdSeqNumUpdCnt", 20, 4 },
		{ "SIReqCnt", 16, 4 },
		{ "WrEOPMatchSOP", 12, 1 },
		{ "WrSOPCnt", 8, 4 },
		{ "RdSOPCnt", 0, 8 },
	{ "PCIE_DMA_STAT3", 0x597c, 0 },
		{ "AtmReqSOPCnt", 24, 8 },
		{ "AtmEOPMatchSOP", 17, 1 },
		{ "RspEOPMatchSOP", 16, 1 },
		{ "RspErrCnt", 8, 8 },
		{ "RspSOPCnt", 0, 8 },
	{ "PCIE_CMD_CFG", 0x5980, 0 },
		{ "MaxRdReqSize", 17, 3 },
		{ "MaxRspCnt", 8, 8 },
		{ "UseCmdPool", 7, 1 },
		{ "MinTag", 0, 7 },
	{ "PCIE_CMD_STAT", 0x5984, 0 },
		{ "RspCnt", 20, 11 },
		{ "RdReqCnt", 12, 5 },
	{ "PCIE_CMD_STAT2", 0x5988, 0 },
	{ "PCIE_CMD_STAT3", 0x598c, 0 },
		{ "RspEOPMatchSOP", 16, 1 },
		{ "RspErrCnt", 8, 8 },
		{ "RspSOPCnt", 0, 8 },
	{ "PCIE_CMD_CFG", 0x5990, 0 },
		{ "MaxRdReqSize", 17, 3 },
		{ "MaxRspCnt", 8, 8 },
		{ "UseCmdPool", 7, 1 },
		{ "MinTag", 0, 7 },
	{ "PCIE_CMD_STAT", 0x5994, 0 },
		{ "RspCnt", 20, 11 },
		{ "RdReqCnt", 12, 5 },
	{ "PCIE_CMD_STAT2", 0x5998, 0 },
	{ "PCIE_CMD_STAT3", 0x599c, 0 },
		{ "RspEOPMatchSOP", 16, 1 },
		{ "RspErrCnt", 8, 8 },
		{ "RspSOPCnt", 0, 8 },
	{ "PCIE_CMD_CFG", 0x59a0, 0 },
		{ "MaxRdReqSize", 17, 3 },
		{ "MaxRspCnt", 8, 8 },
		{ "UseCmdPool", 7, 1 },
		{ "MinTag", 0, 7 },
	{ "PCIE_CMD_STAT", 0x59a4, 0 },
		{ "RspCnt", 20, 11 },
		{ "RdReqCnt", 12, 5 },
	{ "PCIE_CMD_STAT2", 0x59a8, 0 },
	{ "PCIE_CMD_STAT3", 0x59ac, 0 },
		{ "RspEOPMatchSOP", 16, 1 },
		{ "RspErrCnt", 8, 8 },
		{ "RspSOPCnt", 0, 8 },
	{ "PCIE_HMA_CFG", 0x59b0, 0 },
		{ "MaxPyldSize", 28, 3 },
		{ "MaxReqCnt", 20, 5 },
		{ "MaxRdReqSize", 17, 3 },
		{ "MaxRspCnt", 8, 5 },
		{ "SeqChkDis", 7, 1 },
		{ "MinTag", 0, 7 },
	{ "PCIE_HMA_STAT", 0x59b4, 0 },
		{ "RspCnt", 20, 9 },
		{ "RdReqCnt", 12, 6 },
		{ "WrReqCnt", 0, 9 },
	{ "PCIE_HMA_STAT2", 0x59b8, 0 },
		{ "CookieCnt", 24, 4 },
		{ "RdSeqNumUpdCnt", 20, 4 },
		{ "WrEOPMatchSOP", 12, 1 },
		{ "WrSOPCnt", 8, 4 },
		{ "RdSOPCnt", 0, 8 },
	{ "PCIE_HMA_STAT3", 0x59bc, 0 },
		{ "RspEOPMatchSOP", 16, 1 },
		{ "RspErrCnt", 8, 8 },
		{ "RspSOPCnt", 0, 8 },
	{ "PCIE_CGEN", 0x59c0, 0 },
		{ "VPD_Dynamic_CGEN", 26, 1 },
		{ "MA_Dynamic_CGEN", 25, 1 },
		{ "Tagq_Dynamic_CGEN", 24, 1 },
		{ "ReqCtl_Dynamic_CGEN", 23, 1 },
		{ "RspDataProc_Dynamic_CGEN", 22, 1 },
		{ "RspRdq_Dynamic_CGEN", 21, 1 },
		{ "RspIPif_Dynamic_CGEN", 20, 1 },
		{ "HMA_Static_CGEN", 19, 1 },
		{ "HMA_Dynamic_CGEN", 18, 1 },
		{ "CMD_Static_CGEN", 16, 1 },
		{ "CMD_Dynamic_CGEN", 15, 1 },
		{ "DMA_Static_CGEN", 13, 1 },
		{ "DMA_Dynamic_CGEN", 12, 1 },
		{ "VFID_SleepStatus", 10, 1 },
		{ "VC1_SleepStatus", 9, 1 },
		{ "STI_SleepStatus", 8, 1 },
		{ "VFID_SleepReq", 2, 1 },
		{ "VC1_SleepReq", 1, 1 },
		{ "STI_SleepReq", 0, 1 },
	{ "PCIE_MA_RSP", 0x59c4, 0 },
		{ "TimerValue", 8, 24 },
		{ "MAReqTimerEn", 1, 1 },
		{ "TimerEn", 0, 1 },
	{ "PCIE_HPRD", 0x59c8, 0 },
		{ "NPH_CreditsAvailVC0", 19, 2 },
		{ "NPD_CreditsAvailVC0", 17, 2 },
		{ "NPH_CreditsAvailVC1", 15, 2 },
		{ "NPD_CreditsAvailVC1", 13, 2 },
		{ "NPH_CreditsRequired", 11, 2 },
		{ "NPD_CreditsRequired", 9, 2 },
		{ "ReqBurstCount", 5, 4 },
		{ "ReqBurstFrequency", 1, 4 },
		{ "EnableVC1", 0, 1 },
	{ "PCIE_PERR_GROUP", 0x59d0, 0 },
		{ "MST_DataPathPerr", 25, 1 },
		{ "MST_RspRdQPerr", 24, 1 },
		{ "IP_RxPerr", 23, 1 },
		{ "IP_BackTxPerr", 22, 1 },
		{ "IP_FrontTxPerr", 21, 1 },
		{ "TRGT1_FIDLkUpHdrPerr", 20, 1 },
		{ "TRGT1_AlindDataPerr", 19, 1 },
		{ "TRGT1_UnAlinDataPerr", 18, 1 },
		{ "TRGT1_ReqDataPerr", 17, 1 },
		{ "TRGT1_ReqHdrPerr", 16, 1 },
		{ "IPRxData_VC1Perr", 15, 1 },
		{ "IPRxData_VC0Perr", 14, 1 },
		{ "IPRxHdr_VC1Perr", 13, 1 },
		{ "IPRxHdr_VC0Perr", 12, 1 },
		{ "MA_RspDataPerr", 11, 1 },
		{ "MA_CplTagQPerr", 10, 1 },
		{ "MA_ReqTagQPerr", 9, 1 },
		{ "PIOReq_BAR2CtlPerr", 8, 1 },
		{ "PIOReq_MEMCtlPerr", 7, 1 },
		{ "PIOReq_PLMCtlPerr", 6, 1 },
		{ "PIOReq_BAR2DataPerr", 5, 1 },
		{ "PIOReq_MEMDataPerr", 4, 1 },
		{ "PIOReq_PLMDataPerr", 3, 1 },
		{ "PIOCpl_CtlPerr", 2, 1 },
		{ "PIOCpl_DataPerr", 1, 1 },
		{ "PIOCpl_PLMRspPerr", 0, 1 },
	{ "PCIE_RSP_ERR_INT_LOG_EN", 0x59d4, 0 },
		{ "CplStatusIntEn", 12, 1 },
		{ "TimeoutIntEn", 11, 1 },
		{ "DisabledIntEn", 10, 1 },
		{ "RspDropFLRIntEn", 9, 1 },
		{ "ReqUnderFLRIntEn", 8, 1 },
		{ "CplStatusLogEn", 4, 1 },
		{ "TimeoutLogEn", 3, 1 },
		{ "DisabledLogEn", 2, 1 },
		{ "RspDropFLRLogEn", 1, 1 },
		{ "ReqUnderFLRLogEn", 0, 1 },
	{ "PCIE_RSP_ERR_LOG1", 0x59d8, 0 },
		{ "Tag", 25, 7 },
		{ "CID", 22, 3 },
		{ "ChNum", 19, 3 },
		{ "ByteLen", 6, 13 },
		{ "Reason", 3, 3 },
		{ "CplStatus", 0, 3 },
	{ "PCIE_RSP_ERR_LOG2", 0x59dc, 0 },
		{ "Valid", 31, 1 },
		{ "Addr10b", 8, 10 },
		{ "VFID", 0, 8 },
	{ "PCIE_REVISION", 0x5a00, 0 },
	{ "PCIE_PDEBUG_INDEX", 0x5a04, 0 },
		{ "PDEBUGSelH", 16, 6 },
		{ "PDEBUGSelL", 0, 6 },
	{ "PCIE_PDEBUG_DATA_HIGH", 0x5a08, 0 },
	{ "PCIE_PDEBUG_DATA_LOW", 0x5a0c, 0 },
	{ "PCIE_CDEBUG_INDEX", 0x5a10, 0 },
		{ "CDEBUGSelH", 16, 8 },
		{ "CDEBUGSelL", 0, 8 },
	{ "PCIE_CDEBUG_DATA_HIGH", 0x5a14, 0 },
	{ "PCIE_CDEBUG_DATA_LOW", 0x5a18, 0 },
	{ "PCIE_BUS_MST_STAT_0", 0x5a60, 0 },
	{ "PCIE_BUS_MST_STAT_1", 0x5a64, 0 },
	{ "PCIE_BUS_MST_STAT_2", 0x5a68, 0 },
	{ "PCIE_BUS_MST_STAT_3", 0x5a6c, 0 },
	{ "PCIE_BUS_MST_STAT_4", 0x5a70, 0 },
	{ "PCIE_RSP_ERR_STAT_0", 0x5a80, 0 },
	{ "PCIE_RSP_ERR_STAT_1", 0x5a84, 0 },
	{ "PCIE_RSP_ERR_STAT_2", 0x5a88, 0 },
	{ "PCIE_RSP_ERR_STAT_3", 0x5a8c, 0 },
	{ "PCIE_RSP_ERR_STAT_4", 0x5a90, 0 },
	{ "PCIE_DBI_TIMEOUT_CTL", 0x5a94, 0 },
	{ "PCIE_DBI_TIMEOUT_STATUS0", 0x5a98, 0 },
	{ "PCIE_DBI_TIMEOUT_STATUS1", 0x5a9c, 0 },
		{ "Valid", 31, 1 },
		{ "Source", 16, 2 },
		{ "Write", 12, 4 },
		{ "CS2", 11, 1 },
		{ "PF", 8, 3 },
		{ "VFVld", 7, 1 },
		{ "VF", 0, 7 },
	{ "PCIE_PB_CTL", 0x5b94, 0 },
		{ "PB_Sel", 16, 8 },
		{ "PB_SelReg", 8, 8 },
		{ "PB_Func", 0, 3 },
	{ "PCIE_PB_DATA", 0x5b98, 0 },
	{ "PCIE_CHANGESET", 0x59fc, 0 },
	{ "PCIE_CUR_LINK", 0x5b9c, 0 },
		{ "CfgInitCoeffDoneSeen", 22, 1 },
		{ "CfgInitCoeffDone", 21, 1 },
		{ "xmlh_link_up", 20, 1 },
		{ "pm_linkst_in_l0s", 19, 1 },
		{ "pm_linkst_in_l1", 18, 1 },
		{ "pm_linkst_in_l2", 17, 1 },
		{ "pm_linkst_l2_exit", 16, 1 },
		{ "xmlh_in_rl0s", 15, 1 },
		{ "xmlh_ltssm_state_rcvry_eq", 14, 1 },
		{ "NegotiatedWidth", 8, 6 },
		{ "ActiveLanes", 0, 8 },
	{ "PCIE_PHY_REQRXPWR", 0x5ba0, 0 },
		{ "LnH_RxStateDone", 31, 1 },
		{ "LnH_RxStateReq", 30, 1 },
		{ "LnH_RxPwrState", 28, 2 },
		{ "LnG_RxStateDone", 27, 1 },
		{ "LnG_RxStateReq", 26, 1 },
		{ "LnG_RxPwrState", 24, 2 },
		{ "LnF_RxStateDone", 23, 1 },
		{ "LnF_RxStateReq", 22, 1 },
		{ "LnF_RxPwrState", 20, 2 },
		{ "LnE_RxStateDone", 19, 1 },
		{ "LnE_RxStateReq", 18, 1 },
		{ "LnE_RxPwrState", 16, 2 },
		{ "LnD_RxStateDone", 15, 1 },
		{ "LnD_RxStateReq", 14, 1 },
		{ "LnD_RxPwrState", 12, 2 },
		{ "LnC_RxStateDone", 11, 1 },
		{ "LnC_RxStateReq", 10, 1 },
		{ "LnC_RxPwrState", 8, 2 },
		{ "LnB_RxStateDone", 7, 1 },
		{ "LnB_RxStateReq", 6, 1 },
		{ "LnB_RxPwrState", 4, 2 },
		{ "LnA_RxStateDone", 3, 1 },
		{ "LnA_RxStateReq", 2, 1 },
		{ "LnA_RxPwrState", 0, 2 },
	{ "PCIE_PHY_CURRXPWR", 0x5ba4, 0 },
		{ "LnH_RxPwrState", 28, 3 },
		{ "LnG_RxPwrState", 24, 3 },
		{ "LnF_RxPwrState", 20, 3 },
		{ "LnE_RxPwrState", 16, 3 },
		{ "LnD_RxPwrState", 12, 3 },
		{ "LnC_RxPwrState", 8, 3 },
		{ "LnB_RxPwrState", 4, 3 },
		{ "LnA_RxPwrState", 0, 3 },
	{ "PCIE_PHY_GEN3_AE0", 0x5ba8, 0 },
		{ "LnD_STAT", 28, 3 },
		{ "LnD_CMD", 24, 3 },
		{ "LnC_STAT", 20, 3 },
		{ "LnC_CMD", 16, 3 },
		{ "LnB_STAT", 12, 3 },
		{ "LnB_CMD", 8, 3 },
		{ "LnA_STAT", 4, 3 },
		{ "LnA_CMD", 0, 3 },
	{ "PCIE_PHY_GEN3_AE1", 0x5bac, 0 },
		{ "LnH_STAT", 28, 3 },
		{ "LnH_CMD", 24, 3 },
		{ "LnG_STAT", 20, 3 },
		{ "LnG_CMD", 16, 3 },
		{ "LnF_STAT", 12, 3 },
		{ "LnF_CMD", 8, 3 },
		{ "LnE_STAT", 4, 3 },
		{ "LnE_CMD", 0, 3 },
	{ "PCIE_PHY_FS_LF0", 0x5bb0, 0 },
		{ "Lane1LF", 24, 6 },
		{ "Lane1FS", 16, 6 },
		{ "Lane0LF", 8, 6 },
		{ "Lane0FS", 0, 6 },
	{ "PCIE_PHY_FS_LF1", 0x5bb4, 0 },
		{ "Lane3LF", 24, 6 },
		{ "Lane3FS", 16, 6 },
		{ "Lane2LF", 8, 6 },
		{ "Lane2FS", 0, 6 },
	{ "PCIE_PHY_FS_LF2", 0x5bb8, 0 },
		{ "Lane5LF", 24, 6 },
		{ "Lane5FS", 16, 6 },
		{ "Lane4LF", 8, 6 },
		{ "Lane4FS", 0, 6 },
	{ "PCIE_PHY_FS_LF3", 0x5bbc, 0 },
		{ "Lane7LF", 24, 6 },
		{ "Lane7FS", 16, 6 },
		{ "Lane6LF", 8, 6 },
		{ "Lane6FS", 0, 6 },
	{ "PCIE_PHY_PRESET_REQ", 0x5bc0, 0 },
		{ "CoeffDone", 16, 1 },
		{ "CoeffLane", 8, 3 },
		{ "CoeffStart", 0, 1 },
	{ "PCIE_PHY_PRESET_COEFF", 0x5bc4, 0 },
	{ "PCIE_PHY_PRESET_COEFF", 0x5bc8, 0 },
	{ "PCIE_PHY_PRESET_COEFF", 0x5bcc, 0 },
	{ "PCIE_PHY_PRESET_COEFF", 0x5bd0, 0 },
	{ "PCIE_PHY_PRESET_COEFF", 0x5bd4, 0 },
	{ "PCIE_PHY_PRESET_COEFF", 0x5bd8, 0 },
	{ "PCIE_PHY_PRESET_COEFF", 0x5bdc, 0 },
	{ "PCIE_PHY_PRESET_COEFF", 0x5be0, 0 },
	{ "PCIE_PHY_PRESET_COEFF", 0x5be4, 0 },
	{ "PCIE_PHY_PRESET_COEFF", 0x5be8, 0 },
	{ "PCIE_PHY_PRESET_COEFF", 0x5bec, 0 },
	{ "PCIE_PHY_INDIR_REQ", 0x5bf0, 0 },
		{ "Enable", 31, 1 },
		{ "RegAddr", 0, 16 },
	{ "PCIE_PHY_INDIR_DATA", 0x5bf4, 0 },
	{ "PCIE_STATIC_SPARE1", 0x5bf8, 0 },
	{ "PCIE_STATIC_SPARE2", 0x5bfc, 0 },
	{ NULL }
};

struct reg_info t5_dbg_regs[] = {
	{ "DBG_DBG0_CFG", 0x6000, 0 },
		{ "ModuleSelect", 12, 8 },
		{ "RegSelect", 4, 8 },
		{ "ClkSelect", 0, 4 },
	{ "DBG_DBG0_EN", 0x6004, 0 },
		{ "SDRHalfWord0", 8, 1 },
		{ "DDREn", 4, 1 },
		{ "PortEn", 0, 1 },
	{ "DBG_DBG1_CFG", 0x6008, 0 },
		{ "ModuleSelect", 12, 8 },
		{ "RegSelect", 4, 8 },
		{ "ClkSelect", 0, 4 },
	{ "DBG_DBG1_EN", 0x600c, 0 },
		{ "Clk_en_on_dbg1", 20, 1 },
		{ "SDRHalfWord0", 8, 1 },
		{ "DDREn", 4, 1 },
		{ "PortEn", 0, 1 },
	{ "DBG_GPIO_EN", 0x6010, 0 },
		{ "GPIO15_OEn", 31, 1 },
		{ "GPIO14_OEn", 30, 1 },
		{ "GPIO13_OEn", 29, 1 },
		{ "GPIO12_OEn", 28, 1 },
		{ "GPIO11_OEn", 27, 1 },
		{ "GPIO10_OEn", 26, 1 },
		{ "GPIO9_OEn", 25, 1 },
		{ "GPIO8_OEn", 24, 1 },
		{ "GPIO7_OEn", 23, 1 },
		{ "GPIO6_OEn", 22, 1 },
		{ "GPIO5_OEn", 21, 1 },
		{ "GPIO4_OEn", 20, 1 },
		{ "GPIO3_OEn", 19, 1 },
		{ "GPIO2_OEn", 18, 1 },
		{ "GPIO1_OEn", 17, 1 },
		{ "GPIO0_OEn", 16, 1 },
		{ "GPIO15_Out_Val", 15, 1 },
		{ "GPIO14_Out_Val", 14, 1 },
		{ "GPIO13_Out_Val", 13, 1 },
		{ "GPIO12_Out_Val", 12, 1 },
		{ "GPIO11_Out_Val", 11, 1 },
		{ "GPIO10_Out_Val", 10, 1 },
		{ "GPIO9_Out_Val", 9, 1 },
		{ "GPIO8_Out_Val", 8, 1 },
		{ "GPIO7_Out_Val", 7, 1 },
		{ "GPIO6_Out_Val", 6, 1 },
		{ "GPIO5_Out_Val", 5, 1 },
		{ "GPIO4_Out_Val", 4, 1 },
		{ "GPIO3_Out_Val", 3, 1 },
		{ "GPIO2_Out_Val", 2, 1 },
		{ "GPIO1_Out_Val", 1, 1 },
		{ "GPIO0_Out_Val", 0, 1 },
	{ "DBG_GPIO_IN", 0x6014, 0 },
		{ "GPIO15_CHG_DET", 31, 1 },
		{ "GPIO14_CHG_DET", 30, 1 },
		{ "GPIO13_CHG_DET", 29, 1 },
		{ "GPIO12_CHG_DET", 28, 1 },
		{ "GPIO11_CHG_DET", 27, 1 },
		{ "GPIO10_CHG_DET", 26, 1 },
		{ "GPIO9_CHG_DET", 25, 1 },
		{ "GPIO8_CHG_DET", 24, 1 },
		{ "GPIO7_CHG_DET", 23, 1 },
		{ "GPIO6_CHG_DET", 22, 1 },
		{ "GPIO5_CHG_DET", 21, 1 },
		{ "GPIO4_CHG_DET", 20, 1 },
		{ "GPIO3_CHG_DET", 19, 1 },
		{ "GPIO2_CHG_DET", 18, 1 },
		{ "GPIO1_CHG_DET", 17, 1 },
		{ "GPIO0_CHG_DET", 16, 1 },
		{ "GPIO15_IN", 15, 1 },
		{ "GPIO14_IN", 14, 1 },
		{ "GPIO13_IN", 13, 1 },
		{ "GPIO12_IN", 12, 1 },
		{ "GPIO11_IN", 11, 1 },
		{ "GPIO10_IN", 10, 1 },
		{ "GPIO9_IN", 9, 1 },
		{ "GPIO8_IN", 8, 1 },
		{ "GPIO7_IN", 7, 1 },
		{ "GPIO6_IN", 6, 1 },
		{ "GPIO5_IN", 5, 1 },
		{ "GPIO4_IN", 4, 1 },
		{ "GPIO3_IN", 3, 1 },
		{ "GPIO2_IN", 2, 1 },
		{ "GPIO1_IN", 1, 1 },
		{ "GPIO0_IN", 0, 1 },
	{ "DBG_GPIO_EN_NEW", 0x6100, 0 },
		{ "GPIO16_OEn", 7, 1 },
		{ "GPIO17_OEn", 6, 1 },
		{ "GPIO18_OEn", 5, 1 },
		{ "GPIO19_OEn", 4, 1 },
		{ "GPIO16_Out_Val", 3, 1 },
		{ "GPIO17_Out_Val", 2, 1 },
		{ "GPIO18_Out_Val", 1, 1 },
		{ "GPIO19_Out_Val", 0, 1 },
	{ "DBG_GPIO_IN_NEW", 0x6104, 0 },
		{ "GPIO16_CHG_DET", 7, 1 },
		{ "GPIO17_CHG_DET", 6, 1 },
		{ "GPIO18_CHG_DET", 5, 1 },
		{ "GPIO19_CHG_DET", 4, 1 },
		{ "GPIO19_IN", 3, 1 },
		{ "GPIO18_IN", 2, 1 },
		{ "GPIO17_IN", 1, 1 },
		{ "GPIO16_IN", 0, 1 },
	{ "DBG_INT_ENABLE", 0x6018, 0 },
		{ "GPIO19", 29, 1 },
		{ "GPIO18", 28, 1 },
		{ "GPIO17", 27, 1 },
		{ "GPIO16", 26, 1 },
		{ "IBM_FDL_FAIL_int_enbl", 25, 1 },
		{ "pll_lock_lost_int_enbl", 22, 1 },
		{ "C_LOCK", 21, 1 },
		{ "M_LOCK", 20, 1 },
		{ "U_LOCK", 19, 1 },
		{ "PCIe_LOCK", 18, 1 },
		{ "KX_LOCK", 17, 1 },
		{ "KR_LOCK", 16, 1 },
		{ "GPIO15", 15, 1 },
		{ "GPIO14", 14, 1 },
		{ "GPIO13", 13, 1 },
		{ "GPIO12", 12, 1 },
		{ "GPIO11", 11, 1 },
		{ "GPIO10", 10, 1 },
		{ "GPIO9", 9, 1 },
		{ "GPIO8", 8, 1 },
		{ "GPIO7", 7, 1 },
		{ "GPIO6", 6, 1 },
		{ "GPIO5", 5, 1 },
		{ "GPIO4", 4, 1 },
		{ "GPIO3", 3, 1 },
		{ "GPIO2", 2, 1 },
		{ "GPIO1", 1, 1 },
		{ "GPIO0", 0, 1 },
	{ "DBG_INT_CAUSE", 0x601c, 0 },
		{ "GPIO19", 29, 1 },
		{ "GPIO18", 28, 1 },
		{ "GPIO17", 27, 1 },
		{ "GPIO16", 26, 1 },
		{ "IBM_FDL_FAIL_int_cause", 25, 1 },
		{ "pll_lock_lost_int_cause", 22, 1 },
		{ "C_LOCK", 21, 1 },
		{ "M_LOCK", 20, 1 },
		{ "U_LOCK", 19, 1 },
		{ "PCIe_LOCK", 18, 1 },
		{ "KX_LOCK", 17, 1 },
		{ "KR_LOCK", 16, 1 },
		{ "GPIO15", 15, 1 },
		{ "GPIO14", 14, 1 },
		{ "GPIO13", 13, 1 },
		{ "GPIO12", 12, 1 },
		{ "GPIO11", 11, 1 },
		{ "GPIO10", 10, 1 },
		{ "GPIO9", 9, 1 },
		{ "GPIO8", 8, 1 },
		{ "GPIO7", 7, 1 },
		{ "GPIO6", 6, 1 },
		{ "GPIO5", 5, 1 },
		{ "GPIO4", 4, 1 },
		{ "GPIO3", 3, 1 },
		{ "GPIO2", 2, 1 },
		{ "GPIO1", 1, 1 },
		{ "GPIO0", 0, 1 },
	{ "DBG_DBG0_RST_VALUE", 0x6020, 0 },
	{ "DBG_PLL_OCLK_PAD_EN", 0x6028, 0 },
		{ "PCIE_OCLK_En", 20, 1 },
		{ "KX_OCLK_En", 16, 1 },
		{ "U_OCLK_En", 12, 1 },
		{ "KR_OCLK_En", 8, 1 },
		{ "M_OCLK_En", 4, 1 },
		{ "C_OCLK_En", 0, 1 },
	{ "DBG_PLL_LOCK", 0x602c, 0 },
		{ "P_LOCK", 20, 1 },
		{ "KX_LOCK", 16, 1 },
		{ "U_LOCK", 12, 1 },
		{ "KR_LOCK", 8, 1 },
		{ "M_LOCK", 4, 1 },
		{ "C_LOCK", 0, 1 },
	{ "DBG_GPIO_ACT_LOW", 0x6030, 0 },
		{ "GPIO19_ACT_LOW", 25, 1 },
		{ "GPIO18_ACT_LOW", 24, 1 },
		{ "GPIO17_ACT_LOW", 23, 1 },
		{ "GPIO16_ACT_LOW", 22, 1 },
		{ "P_LOCK_ACT_LOW", 21, 1 },
		{ "C_LOCK_ACT_LOW", 20, 1 },
		{ "M_LOCK_ACT_LOW", 19, 1 },
		{ "U_LOCK_ACT_LOW", 18, 1 },
		{ "KR_LOCK_ACT_LOW", 17, 1 },
		{ "KX_LOCK_ACT_LOW", 16, 1 },
		{ "GPIO15_ACT_LOW", 15, 1 },
		{ "GPIO14_ACT_LOW", 14, 1 },
		{ "GPIO13_ACT_LOW", 13, 1 },
		{ "GPIO12_ACT_LOW", 12, 1 },
		{ "GPIO11_ACT_LOW", 11, 1 },
		{ "GPIO10_ACT_LOW", 10, 1 },
		{ "GPIO9_ACT_LOW", 9, 1 },
		{ "GPIO8_ACT_LOW", 8, 1 },
		{ "GPIO7_ACT_LOW", 7, 1 },
		{ "GPIO6_ACT_LOW", 6, 1 },
		{ "GPIO5_ACT_LOW", 5, 1 },
		{ "GPIO4_ACT_LOW", 4, 1 },
		{ "GPIO3_ACT_LOW", 3, 1 },
		{ "GPIO2_ACT_LOW", 2, 1 },
		{ "GPIO1_ACT_LOW", 1, 1 },
		{ "GPIO0_ACT_LOW", 0, 1 },
	{ "DBG_EFUSE_BYTE0_3", 0x6034, 0 },
	{ "DBG_EFUSE_BYTE4_7", 0x6038, 0 },
	{ "DBG_EFUSE_BYTE8_11", 0x603c, 0 },
	{ "DBG_EFUSE_BYTE12_15", 0x6040, 0 },
	{ "DBG_EXTRA_STATIC_BITS_CONF", 0x6058, 0 },
		{ "STATIC_M_PLL_RESET", 30, 1 },
		{ "STATIC_M_PLL_SLEEP", 29, 1 },
		{ "STATIC_M_PLL_BYPASS", 28, 1 },
		{ "STATIC_MPLL_CLK_SEL", 27, 1 },
		{ "STATIC_U_PLL_SLEEP", 26, 1 },
		{ "STATIC_C_PLL_SLEEP", 25, 1 },
		{ "STATIC_LVDS_CLKOUT_SEL", 23, 2 },
		{ "STATIC_LVDS_CLKOUT_EN", 22, 1 },
		{ "STATIC_CCLK_FREQ_SEL", 20, 2 },
		{ "STATIC_UCLK_FREQ_SEL", 18, 2 },
		{ "ExPHYClk_sel_en", 17, 1 },
		{ "ExPHYClk_sel", 15, 2 },
		{ "STATIC_U_PLL_BYPASS", 14, 1 },
		{ "STATIC_C_PLL_BYPASS", 13, 1 },
		{ "STATIC_KR_PLL_BYPASS", 12, 1 },
		{ "STATIC_KX_PLL_BYPASS", 11, 1 },
		{ "STATIC_KX_PLL_V", 7, 4 },
		{ "STATIC_KR_PLL_V", 3, 4 },
	{ "DBG_STATIC_OCLK_MUXSEL_CONF", 0x605c, 0 },
		{ "T5_P_OCLK_MUXSEL", 13, 4 },
		{ "M_OCLK_MUXSEL", 12, 1 },
		{ "C_OCLK_MUXSEL", 10, 2 },
		{ "U_OCLK_MUXSEL", 8, 2 },
		{ "P_OCLK_MUXSEL", 6, 2 },
		{ "KX_OCLK_MUXSEL", 3, 3 },
		{ "KR_OCLK_MUXSEL", 0, 3 },
	{ "DBG_TRACE0_CONF_COMPREG0", 0x6060, 0 },
	{ "DBG_TRACE0_CONF_COMPREG1", 0x6064, 0 },
	{ "DBG_TRACE1_CONF_COMPREG0", 0x6068, 0 },
	{ "DBG_TRACE1_CONF_COMPREG1", 0x606c, 0 },
	{ "DBG_TRACE0_CONF_MASKREG0", 0x6070, 0 },
	{ "DBG_TRACE0_CONF_MASKREG1", 0x6074, 0 },
	{ "DBG_TRACE1_CONF_MASKREG0", 0x6078, 0 },
	{ "DBG_TRACE1_CONF_MASKREG1", 0x607c, 0 },
	{ "DBG_TRACE_COUNTER", 0x6080, 0 },
		{ "Counter1", 16, 16 },
		{ "Counter0", 0, 16 },
	{ "DBG_STATIC_REFCLK_PERIOD", 0x6084, 0 },
	{ "DBG_TRACE_CONF", 0x6088, 0 },
		{ "dbg_trace_operate_with_trg", 5, 1 },
		{ "dbg_trace_operate_en", 4, 1 },
		{ "dbg_operate_indv_combined", 3, 1 },
		{ "dbg_operate_order_of_trigger", 2, 1 },
		{ "dbg_operate_sgl_dbl_trigger", 1, 1 },
		{ "dbg_operate0_or_1", 0, 1 },
	{ "DBG_TRACE_RDEN", 0x608c, 0 },
		{ "RD_ADDR1", 11, 9 },
		{ "RD_ADDR0", 2, 9 },
		{ "Rd_en1", 1, 1 },
		{ "Rd_en0", 0, 1 },
	{ "DBG_TRACE_WRADDR", 0x6090, 0 },
		{ "Wr_pointer_addr1", 16, 9 },
		{ "Wr_pointer_addr0", 0, 9 },
	{ "DBG_TRACE0_DATA_OUT", 0x6094, 0 },
	{ "DBG_TRACE1_DATA_OUT", 0x6098, 0 },
	{ "DBG_FUSE_SENSE_DONE", 0x609c, 0 },
		{ "STATIC_JTAG_VersionNr", 5, 4 },
		{ "PSRO_sel", 1, 4 },
		{ "FUSE_DONE_SENSE", 0, 1 },
	{ "DBG_TVSENSE_EN", 0x60a8, 0 },
		{ "MCIMPED1_out", 29, 1 },
		{ "MCIMPED2_out", 28, 1 },
		{ "TVSENSE_SNSOUT", 17, 9 },
		{ "TVSENSE_OUTPUTVALID", 16, 1 },
		{ "TVSENSE_SLEEP", 10, 1 },
		{ "TVSENSE_SENSV", 9, 1 },
		{ "TVSENSE_RST", 8, 1 },
		{ "TVSENSE_RATIO", 0, 8 },
	{ "DBG_CUST_EFUSE_OUT_EN", 0x60ac, 0 },
	{ "DBG_CUST_EFUSE_SEL1_EN", 0x60b0, 0 },
	{ "DBG_CUST_EFUSE_SEL2_EN", 0x60b4, 0 },
		{ "DBG_FEENABLE", 29, 1 },
		{ "DBG_FEF", 23, 6 },
		{ "DBG_FEMIMICN", 22, 1 },
		{ "DBG_FEGATEC", 21, 1 },
		{ "DBG_FEPROGP", 20, 1 },
		{ "DBG_FEREADCLK", 19, 1 },
		{ "DBG_FERSEL", 3, 16 },
		{ "DBG_FETIME", 0, 3 },
	{ "DBG_T5_STATIC_M_PLL_CONF1", 0x60b8, 0 },
		{ "T5_STATIC_M_PLL_MULTFRAC", 8, 24 },
		{ "T5_STATIC_M_PLL_FFSLEWRATE", 0, 8 },
	{ "DBG_T5_STATIC_M_PLL_CONF2", 0x60bc, 0 },
		{ "T5_STATIC_M_PLL_DCO_BYPASS", 23, 1 },
		{ "T5_STATIC_M_PLL_SDORDER", 21, 2 },
		{ "T5_STATIC_M_PLL_FFENABLE", 20, 1 },
		{ "T5_STATIC_M_PLL_STOPCLKB", 19, 1 },
		{ "T5_STATIC_M_PLL_STOPCLKA", 18, 1 },
		{ "T5_STATIC_M_PLL_SLEEP", 17, 1 },
		{ "T5_STATIC_M_PLL_BYPASS", 16, 1 },
		{ "T5_STATIC_M_PLL_LOCKTUNE", 0, 16 },
	{ "DBG_T5_STATIC_M_PLL_CONF3", 0x60c0, 0 },
		{ "T5_STATIC_M_PLL_MULTPRE", 30, 2 },
		{ "T5_STATIC_M_PLL_LOCKSEL", 28, 2 },
		{ "T5_STATIC_M_PLL_FFTUNE", 12, 16 },
		{ "T5_STATIC_M_PLL_RANGEPRE", 10, 2 },
		{ "T5_STATIC_M_PLL_RANGEB", 5, 5 },
		{ "T5_STATIC_M_PLL_RANGEA", 0, 5 },
	{ "DBG_T5_STATIC_M_PLL_CONF4", 0x60c4, 0 },
	{ "DBG_T5_STATIC_M_PLL_CONF5", 0x60c8, 0 },
		{ "T5_STATIC_M_PLL_VCVTUNE", 24, 3 },
		{ "T5_STATIC_M_PLL_RESET", 23, 1 },
		{ "T5_STATIC_MPLL_REFCLK_SEL", 22, 1 },
		{ "T5_STATIC_M_PLL_LFTUNE_32_40", 13, 9 },
		{ "T5_STATIC_M_PLL_PREDIV", 8, 5 },
		{ "T5_STATIC_M_PLL_MULT", 0, 8 },
	{ "DBG_T5_STATIC_M_PLL_CONF6", 0x60cc, 0 },
		{ "T5_STATIC_PHY0RecRst_", 5, 1 },
		{ "T5_STATIC_PHY1RecRst_", 4, 1 },
		{ "T5_STATIC_SWMC0Rst_", 3, 1 },
		{ "T5_STATIC_SWMC0CfgRst_", 2, 1 },
		{ "T5_STATIC_SWMC1Rst_", 1, 1 },
		{ "T5_STATIC_SWMC1CfgRst_", 0, 1 },
	{ "DBG_T5_STATIC_C_PLL_CONF1", 0x60d0, 0 },
		{ "T5_STATIC_C_PLL_MULTFRAC", 8, 24 },
		{ "T5_STATIC_C_PLL_FFSLEWRATE", 0, 8 },
	{ "DBG_T5_STATIC_C_PLL_CONF2", 0x60d4, 0 },
		{ "T5_STATIC_C_PLL_DCO_BYPASS", 23, 1 },
		{ "T5_STATIC_C_PLL_SDORDER", 21, 2 },
		{ "T5_STATIC_C_PLL_FFENABLE", 20, 1 },
		{ "T5_STATIC_C_PLL_STOPCLKB", 19, 1 },
		{ "T5_STATIC_C_PLL_STOPCLKA", 18, 1 },
		{ "T5_STATIC_C_PLL_SLEEP", 17, 1 },
		{ "T5_STATIC_C_PLL_BYPASS", 16, 1 },
		{ "T5_STATIC_C_PLL_LOCKTUNE", 0, 16 },
	{ "DBG_T5_STATIC_C_PLL_CONF3", 0x60d8, 0 },
		{ "T5_STATIC_C_PLL_MULTPRE", 30, 2 },
		{ "T5_STATIC_C_PLL_LOCKSEL", 28, 2 },
		{ "T5_STATIC_C_PLL_FFTUNE", 12, 16 },
		{ "T5_STATIC_C_PLL_RANGEPRE", 10, 2 },
		{ "T5_STATIC_C_PLL_RANGEB", 5, 5 },
		{ "T5_STATIC_C_PLL_RANGEA", 0, 5 },
	{ "DBG_T5_STATIC_C_PLL_CONF4", 0x60dc, 0 },
	{ "DBG_T5_STATIC_C_PLL_CONF5", 0x60e0, 0 },
		{ "T5_STATIC_C_PLL_VCVTUNE", 22, 3 },
		{ "T5_STATIC_C_PLL_LFTUNE_32_40", 13, 9 },
		{ "T5_STATIC_C_PLL_PREDIV", 8, 5 },
		{ "T5_STATIC_C_PLL_MULT", 0, 8 },
	{ "DBG_T5_STATIC_U_PLL_CONF1", 0x60e4, 0 },
		{ "T5_STATIC_U_PLL_MULTFRAC", 8, 24 },
		{ "T5_STATIC_U_PLL_FFSLEWRATE", 0, 8 },
	{ "DBG_T5_STATIC_U_PLL_CONF2", 0x60e8, 0 },
		{ "T5_STATIC_U_PLL_DCO_BYPASS", 23, 1 },
		{ "T5_STATIC_U_PLL_SDORDER", 21, 2 },
		{ "T5_STATIC_U_PLL_FFENABLE", 20, 1 },
		{ "T5_STATIC_U_PLL_STOPCLKB", 19, 1 },
		{ "T5_STATIC_U_PLL_STOPCLKA", 18, 1 },
		{ "T5_STATIC_U_PLL_SLEEP", 17, 1 },
		{ "T5_STATIC_U_PLL_BYPASS", 16, 1 },
		{ "T5_STATIC_U_PLL_LOCKTUNE", 0, 16 },
	{ "DBG_T5_STATIC_U_PLL_CONF3", 0x60ec, 0 },
		{ "T5_STATIC_U_PLL_MULTPRE", 30, 2 },
		{ "T5_STATIC_U_PLL_LOCKSEL", 28, 2 },
		{ "T5_STATIC_U_PLL_FFTUNE", 12, 16 },
		{ "T5_STATIC_U_PLL_RANGEPRE", 10, 2 },
		{ "T5_STATIC_U_PLL_RANGEB", 5, 5 },
		{ "T5_STATIC_U_PLL_RANGEA", 0, 5 },
	{ "DBG_T5_STATIC_U_PLL_CONF4", 0x60f0, 0 },
	{ "DBG_T5_STATIC_U_PLL_CONF5", 0x60f4, 0 },
		{ "T5_STATIC_U_PLL_VCVTUNE", 22, 3 },
		{ "T5_STATIC_U_PLL_LFTUNE_32_40", 13, 9 },
		{ "T5_STATIC_U_PLL_PREDIV", 8, 5 },
		{ "T5_STATIC_U_PLL_MULT", 0, 8 },
	{ "DBG_T5_STATIC_KR_PLL_CONF1", 0x60f8, 0 },
		{ "T5_STATIC_KR_PLL_BYPASS", 30, 1 },
		{ "T5_STATIC_KR_PLL_VBOOSTDIV", 27, 3 },
		{ "T5_STATIC_KR_PLL_CPISEL", 24, 3 },
		{ "T5_STATIC_KR_PLL_CCALMETHOD", 23, 1 },
		{ "T5_STATIC_KR_PLL_CCALLOAD", 22, 1 },
		{ "T5_STATIC_KR_PLL_CCALFMIN", 21, 1 },
		{ "T5_STATIC_KR_PLL_CCALFMAX", 20, 1 },
		{ "T5_STATIC_KR_PLL_CCALCVHOLD", 19, 1 },
		{ "T5_STATIC_KR_PLL_CCALBANDSEL", 15, 4 },
		{ "T5_STATIC_KR_PLL_BGOFFSET", 11, 4 },
		{ "T5_STATIC_KR_PLL_P", 8, 3 },
		{ "T5_STATIC_KR_PLL_N2", 4, 4 },
		{ "T5_STATIC_KR_PLL_N1", 0, 4 },
	{ "DBG_T5_STATIC_KR_PLL_CONF2", 0x60fc, 0 },
		{ "T5_STATIC_KR_PLL_M", 11, 9 },
		{ "T5_STATIC_KR_PLL_ANALOGTUNE", 0, 11 },
	{ "DBG_T5_STATIC_KX_PLL_CONF1", 0x6108, 0 },
		{ "T5_STATIC_KX_PLL_BYPASS", 30, 1 },
		{ "T5_STATIC_KX_PLL_VBOOSTDIV", 27, 3 },
		{ "T5_STATIC_KX_PLL_CPISEL", 24, 3 },
		{ "T5_STATIC_KX_PLL_CCALMETHOD", 23, 1 },
		{ "T5_STATIC_KX_PLL_CCALLOAD", 22, 1 },
		{ "T5_STATIC_KX_PLL_CCALFMIN", 21, 1 },
		{ "T5_STATIC_KX_PLL_CCALFMAX", 20, 1 },
		{ "T5_STATIC_KX_PLL_CCALCVHOLD", 19, 1 },
		{ "T5_STATIC_KX_PLL_CCALBANDSEL", 15, 4 },
		{ "T5_STATIC_KX_PLL_BGOFFSET", 11, 4 },
		{ "T5_STATIC_KX_PLL_P", 8, 3 },
		{ "T5_STATIC_KX_PLL_N2", 4, 4 },
		{ "T5_STATIC_KX_PLL_N1", 0, 4 },
	{ "DBG_T5_STATIC_KX_PLL_CONF2", 0x610c, 0 },
		{ "T5_STATIC_KX_PLL_M", 11, 9 },
		{ "T5_STATIC_KX_PLL_ANALOGTUNE", 0, 11 },
	{ "DBG_T5_STATIC_C_DFS_CONF", 0x6110, 0 },
		{ "STATIC_C_DFS_RANGEA", 8, 5 },
		{ "STATIC_C_DFS_RANGEB", 3, 5 },
		{ "STATIC_C_DFS_FFTUNE4", 2, 1 },
		{ "STATIC_C_DFS_FFTUNE5", 1, 1 },
		{ "STATIC_C_DFS_ENABLE", 0, 1 },
	{ "DBG_T5_STATIC_U_DFS_CONF", 0x6114, 0 },
		{ "STATIC_U_DFS_RANGEA", 8, 5 },
		{ "STATIC_U_DFS_RANGEB", 3, 5 },
		{ "STATIC_U_DFS_FFTUNE4", 2, 1 },
		{ "STATIC_U_DFS_FFTUNE5", 1, 1 },
		{ "STATIC_U_DFS_ENABLE", 0, 1 },
	{ "DBG_GPIO_PE_EN", 0x6118, 0 },
		{ "GPIO19_PE_En", 19, 1 },
		{ "GPIO18_PE_En", 18, 1 },
		{ "GPIO17_PE_En", 17, 1 },
		{ "GPIO16_PE_En", 16, 1 },
		{ "GPIO15_PE_En", 15, 1 },
		{ "GPIO14_PE_En", 14, 1 },
		{ "GPIO13_PE_En", 13, 1 },
		{ "GPIO12_PE_En", 12, 1 },
		{ "GPIO11_PE_En", 11, 1 },
		{ "GPIO10_PE_En", 10, 1 },
		{ "GPIO9_PE_En", 9, 1 },
		{ "GPIO8_PE_En", 8, 1 },
		{ "GPIO7_PE_En", 7, 1 },
		{ "GPIO6_PE_En", 6, 1 },
		{ "GPIO5_PE_En", 5, 1 },
		{ "GPIO4_PE_En", 4, 1 },
		{ "GPIO3_PE_En", 3, 1 },
		{ "GPIO2_PE_En", 2, 1 },
		{ "GPIO1_PE_En", 1, 1 },
		{ "GPIO0_PE_En", 0, 1 },
	{ "DBG_GPIO_PS_EN", 0x611c, 0 },
		{ "GPIO19_PS_En", 19, 1 },
		{ "GPIO18_PS_En", 18, 1 },
		{ "GPIO17_PS_En", 17, 1 },
		{ "GPIO16_PS_En", 16, 1 },
		{ "GPIO15_PS_En", 15, 1 },
		{ "GPIO14_PS_En", 14, 1 },
		{ "GPIO13_PS_En", 13, 1 },
		{ "GPIO12_PS_En", 12, 1 },
		{ "GPIO11_PS_En", 11, 1 },
		{ "GPIO10_PS_En", 10, 1 },
		{ "GPIO9_PS_En", 9, 1 },
		{ "GPIO8_PS_En", 8, 1 },
		{ "GPIO7_PS_En", 7, 1 },
		{ "GPIO6_PS_En", 6, 1 },
		{ "GPIO5_PS_En", 5, 1 },
		{ "GPIO4_PS_En", 4, 1 },
		{ "GPIO3_PS_En", 3, 1 },
		{ "GPIO2_PS_En", 2, 1 },
		{ "GPIO1_PS_En", 1, 1 },
		{ "GPIO0_PS_En", 0, 1 },
	{ "DBG_EFUSE_BYTE16_19", 0x6120, 0 },
	{ "DBG_EFUSE_BYTE20_23", 0x6124, 0 },
	{ "DBG_EFUSE_BYTE24_27", 0x6128, 0 },
	{ "DBG_EFUSE_BYTE28_31", 0x612c, 0 },
	{ "DBG_EFUSE_BYTE32_35", 0x6130, 0 },
	{ "DBG_EFUSE_BYTE36_39", 0x6134, 0 },
	{ "DBG_EFUSE_BYTE40_43", 0x6138, 0 },
	{ "DBG_EFUSE_BYTE44_47", 0x613c, 0 },
	{ "DBG_EFUSE_BYTE48_51", 0x6140, 0 },
	{ "DBG_EFUSE_BYTE52_55", 0x6144, 0 },
	{ "DBG_EFUSE_BYTE56_59", 0x6148, 0 },
	{ "DBG_EFUSE_BYTE60_63", 0x614c, 0 },
	{ NULL }
};

struct reg_info t5_ma_regs[] = {
	{ "MA_CLIENT0_RD_LATENCY_THRESHOLD", 0x7700, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT0_WR_LATENCY_THRESHOLD", 0x7704, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT1_RD_LATENCY_THRESHOLD", 0x7708, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT1_WR_LATENCY_THRESHOLD", 0x770c, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT2_RD_LATENCY_THRESHOLD", 0x7710, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT2_WR_LATENCY_THRESHOLD", 0x7714, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT3_RD_LATENCY_THRESHOLD", 0x7718, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT3_WR_LATENCY_THRESHOLD", 0x771c, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT4_RD_LATENCY_THRESHOLD", 0x7720, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT4_WR_LATENCY_THRESHOLD", 0x7724, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT5_RD_LATENCY_THRESHOLD", 0x7728, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT5_WR_LATENCY_THRESHOLD", 0x772c, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT6_RD_LATENCY_THRESHOLD", 0x7730, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT6_WR_LATENCY_THRESHOLD", 0x7734, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT7_RD_LATENCY_THRESHOLD", 0x7738, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT7_WR_LATENCY_THRESHOLD", 0x773c, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT8_RD_LATENCY_THRESHOLD", 0x7740, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT8_WR_LATENCY_THRESHOLD", 0x7744, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT9_RD_LATENCY_THRESHOLD", 0x7748, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT9_WR_LATENCY_THRESHOLD", 0x774c, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT10_RD_LATENCY_THRESHOLD", 0x7750, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT10_WR_LATENCY_THRESHOLD", 0x7754, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT11_RD_LATENCY_THRESHOLD", 0x7758, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT11_WR_LATENCY_THRESHOLD", 0x775c, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT12_RD_LATENCY_THRESHOLD", 0x7760, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_CLIENT12_WR_LATENCY_THRESHOLD", 0x7764, 0 },
		{ "THRESHOLD1", 17, 15 },
		{ "THRESHOLD1_EN", 16, 1 },
		{ "THRESHOLD0", 1, 15 },
		{ "THRESHOLD0_EN", 0, 1 },
	{ "MA_SGE_TH0_DEBUG_CNT", 0x7768, 0 },
		{ "DBG_READ_DATA_CNT", 24, 8 },
		{ "DBG_READ_REQ_CNT", 16, 8 },
		{ "DBG_WRITE_DATA_CNT", 8, 8 },
		{ "DBG_WRITE_REQ_CNT", 0, 8 },
	{ "MA_SGE_TH1_DEBUG_CNT", 0x776c, 0 },
		{ "DBG_READ_DATA_CNT", 24, 8 },
		{ "DBG_READ_REQ_CNT", 16, 8 },
		{ "DBG_WRITE_DATA_CNT", 8, 8 },
		{ "DBG_WRITE_REQ_CNT", 0, 8 },
	{ "MA_ULPTX_DEBUG_CNT", 0x7770, 0 },
		{ "DBG_READ_DATA_CNT", 24, 8 },
		{ "DBG_READ_REQ_CNT", 16, 8 },
		{ "DBG_WRITE_DATA_CNT", 8, 8 },
		{ "DBG_WRITE_REQ_CNT", 0, 8 },
	{ "MA_ULPRX_DEBUG_CNT", 0x7774, 0 },
		{ "DBG_READ_DATA_CNT", 24, 8 },
		{ "DBG_READ_REQ_CNT", 16, 8 },
		{ "DBG_WRITE_DATA_CNT", 8, 8 },
		{ "DBG_WRITE_REQ_CNT", 0, 8 },
	{ "MA_ULPTXRX_DEBUG_CNT", 0x7778, 0 },
		{ "DBG_READ_DATA_CNT", 24, 8 },
		{ "DBG_READ_REQ_CNT", 16, 8 },
		{ "DBG_WRITE_DATA_CNT", 8, 8 },
		{ "DBG_WRITE_REQ_CNT", 0, 8 },
	{ "MA_TP_TH0_DEBUG_CNT", 0x777c, 0 },
		{ "DBG_READ_DATA_CNT", 24, 8 },
		{ "DBG_READ_REQ_CNT", 16, 8 },
		{ "DBG_WRITE_DATA_CNT", 8, 8 },
		{ "DBG_WRITE_REQ_CNT", 0, 8 },
	{ "MA_TP_TH1_DEBUG_CNT", 0x7780, 0 },
		{ "DBG_READ_DATA_CNT", 24, 8 },
		{ "DBG_READ_REQ_CNT", 16, 8 },
		{ "DBG_WRITE_DATA_CNT", 8, 8 },
		{ "DBG_WRITE_REQ_CNT", 0, 8 },
	{ "MA_LE_DEBUG_CNT", 0x7784, 0 },
		{ "DBG_READ_DATA_CNT", 24, 8 },
		{ "DBG_READ_REQ_CNT", 16, 8 },
		{ "DBG_WRITE_DATA_CNT", 8, 8 },
		{ "DBG_WRITE_REQ_CNT", 0, 8 },
	{ "MA_CIM_DEBUG_CNT", 0x7788, 0 },
		{ "DBG_READ_DATA_CNT", 24, 8 },
		{ "DBG_READ_REQ_CNT", 16, 8 },
		{ "DBG_WRITE_DATA_CNT", 8, 8 },
		{ "DBG_WRITE_REQ_CNT", 0, 8 },
	{ "MA_PCIE_DEBUG_CNT", 0x778c, 0 },
		{ "DBG_READ_DATA_CNT", 24, 8 },
		{ "DBG_READ_REQ_CNT", 16, 8 },
		{ "DBG_WRITE_DATA_CNT", 8, 8 },
		{ "DBG_WRITE_REQ_CNT", 0, 8 },
	{ "MA_PMTX_DEBUG_CNT", 0x7790, 0 },
		{ "DBG_READ_DATA_CNT", 24, 8 },
		{ "DBG_READ_REQ_CNT", 16, 8 },
		{ "DBG_WRITE_DATA_CNT", 8, 8 },
		{ "DBG_WRITE_REQ_CNT", 0, 8 },
	{ "MA_PMRX_DEBUG_CNT", 0x7794, 0 },
		{ "DBG_READ_DATA_CNT", 24, 8 },
		{ "DBG_READ_REQ_CNT", 16, 8 },
		{ "DBG_WRITE_DATA_CNT", 8, 8 },
		{ "DBG_WRITE_REQ_CNT", 0, 8 },
	{ "MA_HMA_DEBUG_CNT", 0x7798, 0 },
		{ "DBG_READ_DATA_CNT", 24, 8 },
		{ "DBG_READ_REQ_CNT", 16, 8 },
		{ "DBG_WRITE_DATA_CNT", 8, 8 },
		{ "DBG_WRITE_REQ_CNT", 0, 8 },
	{ "MA_EDRAM0_BAR", 0x77c0, 0 },
		{ "EDRAM0_BASE", 16, 12 },
		{ "EDRAM0_SIZE", 0, 12 },
	{ "MA_EDRAM1_BAR", 0x77c4, 0 },
		{ "EDRAM1_BASE", 16, 12 },
		{ "EDRAM1_SIZE", 0, 12 },
	{ "MA_EXT_MEMORY0_BAR", 0x77c8, 0 },
		{ "EXT_MEM0_BASE", 16, 12 },
		{ "EXT_MEM0_SIZE", 0, 12 },
	{ "MA_HOST_MEMORY_BAR", 0x77cc, 0 },
		{ "HMA_BASE", 16, 12 },
		{ "HMA_SIZE", 0, 12 },
	{ "MA_EXT_MEM_PAGE_SIZE", 0x77d0, 0 },
		{ "BRC_MODE1", 6, 1 },
		{ "EXT_MEM_PAGE_SIZE1", 4, 2 },
		{ "BRC_MODE", 2, 1 },
		{ "EXT_MEM_PAGE_SIZE", 0, 2 },
	{ "MA_ARB_CTRL", 0x77d4, 0 },
		{ "DIS_BANK_FAIR", 2, 1 },
		{ "DIS_PAGE_HINT", 1, 1 },
		{ "DIS_ADV_ARB", 0, 1 },
	{ "MA_TARGET_MEM_ENABLE", 0x77d8, 0 },
		{ "HMA_MUX", 5, 1 },
		{ "EXT_MEM1_ENABLE", 4, 1 },
		{ "HMA_ENABLE", 3, 1 },
		{ "EXT_MEM0_ENABLE", 2, 1 },
		{ "EDRAM1_ENABLE", 1, 1 },
		{ "EDRAM0_ENABLE", 0, 1 },
	{ "MA_INT_ENABLE", 0x77dc, 0 },
		{ "MEM_TO_INT_ENABLE", 2, 1 },
		{ "MEM_PERR_INT_ENABLE", 1, 1 },
		{ "MEM_WRAP_INT_ENABLE", 0, 1 },
	{ "MA_INT_CAUSE", 0x77e0, 0 },
		{ "MEM_TO_INT_CAUSE", 2, 1 },
		{ "MEM_PERR_INT_CAUSE", 1, 1 },
		{ "MEM_WRAP_INT_CAUSE", 0, 1 },
	{ "MA_INT_WRAP_STATUS", 0x77e4, 0 },
		{ "MEM_WRAP_ADDRESS", 4, 28 },
		{ "MEM_WRAP_CLIENT_NUM", 0, 4 },
	{ "MA_TP_THREAD1_MAPPER", 0x77e8, 0 },
	{ "MA_SGE_THREAD1_MAPPER", 0x77ec, 0 },
	{ "MA_PARITY_ERROR_ENABLE1", 0x77f0, 0 },
		{ "TP_DMARBT_PAR_ERROR_EN", 31, 1 },
		{ "LOGIC_FIFO_PAR_ERROR_EN", 30, 1 },
		{ "ARB3_PAR_WRQUEUE_ERROR_EN", 29, 1 },
		{ "ARB2_PAR_WRQUEUE_ERROR_EN", 28, 1 },
		{ "ARB1_PAR_WRQUEUE_ERROR_EN", 27, 1 },
		{ "ARB0_PAR_WRQUEUE_ERROR_EN", 26, 1 },
		{ "ARB3_PAR_RDQUEUE_ERROR_EN", 25, 1 },
		{ "ARB2_PAR_RDQUEUE_ERROR_EN", 24, 1 },
		{ "ARB1_PAR_RDQUEUE_ERROR_EN", 23, 1 },
		{ "ARB0_PAR_RDQUEUE_ERROR_EN", 22, 1 },
		{ "CL10_PAR_WRQUEUE_ERROR_EN", 21, 1 },
		{ "CL9_PAR_WRQUEUE_ERROR_EN", 20, 1 },
		{ "CL8_PAR_WRQUEUE_ERROR_EN", 19, 1 },
		{ "CL7_PAR_WRQUEUE_ERROR_EN", 18, 1 },
		{ "CL6_PAR_WRQUEUE_ERROR_EN", 17, 1 },
		{ "CL5_PAR_WRQUEUE_ERROR_EN", 16, 1 },
		{ "CL4_PAR_WRQUEUE_ERROR_EN", 15, 1 },
		{ "CL3_PAR_WRQUEUE_ERROR_EN", 14, 1 },
		{ "CL2_PAR_WRQUEUE_ERROR_EN", 13, 1 },
		{ "CL1_PAR_WRQUEUE_ERROR_EN", 12, 1 },
		{ "CL0_PAR_WRQUEUE_ERROR_EN", 11, 1 },
		{ "CL10_PAR_RDQUEUE_ERROR_EN", 10, 1 },
		{ "CL9_PAR_RDQUEUE_ERROR_EN", 9, 1 },
		{ "CL8_PAR_RDQUEUE_ERROR_EN", 8, 1 },
		{ "CL7_PAR_RDQUEUE_ERROR_EN", 7, 1 },
		{ "CL6_PAR_RDQUEUE_ERROR_EN", 6, 1 },
		{ "CL5_PAR_RDQUEUE_ERROR_EN", 5, 1 },
		{ "CL4_PAR_RDQUEUE_ERROR_EN", 4, 1 },
		{ "CL3_PAR_RDQUEUE_ERROR_EN", 3, 1 },
		{ "CL2_PAR_RDQUEUE_ERROR_EN", 2, 1 },
		{ "CL1_PAR_RDQUEUE_ERROR_EN", 1, 1 },
		{ "CL0_PAR_RDQUEUE_ERROR_EN", 0, 1 },
	{ "MA_PARITY_ERROR_STATUS1", 0x77f4, 0 },
		{ "TP_DMARBT_PAR_ERROR", 31, 1 },
		{ "LOGIC_FIFO_PAR_ERROR", 30, 1 },
		{ "ARB3_PAR_WRQUEUE_ERROR", 29, 1 },
		{ "ARB2_PAR_WRQUEUE_ERROR", 28, 1 },
		{ "ARB1_PAR_WRQUEUE_ERROR", 27, 1 },
		{ "ARB0_PAR_WRQUEUE_ERROR", 26, 1 },
		{ "ARB3_PAR_RDQUEUE_ERROR", 25, 1 },
		{ "ARB2_PAR_RDQUEUE_ERROR", 24, 1 },
		{ "ARB1_PAR_RDQUEUE_ERROR", 23, 1 },
		{ "ARB0_PAR_RDQUEUE_ERROR", 22, 1 },
		{ "CL10_PAR_WRQUEUE_ERROR", 21, 1 },
		{ "CL9_PAR_WRQUEUE_ERROR", 20, 1 },
		{ "CL8_PAR_WRQUEUE_ERROR", 19, 1 },
		{ "CL7_PAR_WRQUEUE_ERROR", 18, 1 },
		{ "CL6_PAR_WRQUEUE_ERROR", 17, 1 },
		{ "CL5_PAR_WRQUEUE_ERROR", 16, 1 },
		{ "CL4_PAR_WRQUEUE_ERROR", 15, 1 },
		{ "CL3_PAR_WRQUEUE_ERROR", 14, 1 },
		{ "CL2_PAR_WRQUEUE_ERROR", 13, 1 },
		{ "CL1_PAR_WRQUEUE_ERROR", 12, 1 },
		{ "CL0_PAR_WRQUEUE_ERROR", 11, 1 },
		{ "CL10_PAR_RDQUEUE_ERROR", 10, 1 },
		{ "CL9_PAR_RDQUEUE_ERROR", 9, 1 },
		{ "CL8_PAR_RDQUEUE_ERROR", 8, 1 },
		{ "CL7_PAR_RDQUEUE_ERROR", 7, 1 },
		{ "CL6_PAR_RDQUEUE_ERROR", 6, 1 },
		{ "CL5_PAR_RDQUEUE_ERROR", 5, 1 },
		{ "CL4_PAR_RDQUEUE_ERROR", 4, 1 },
		{ "CL3_PAR_RDQUEUE_ERROR", 3, 1 },
		{ "CL2_PAR_RDQUEUE_ERROR", 2, 1 },
		{ "CL1_PAR_RDQUEUE_ERROR", 1, 1 },
		{ "CL0_PAR_RDQUEUE_ERROR", 0, 1 },
	{ "MA_SGE_PCIE_COHERANCY_CTRL", 0x77f8, 0 },
		{ "BONUS_REG", 6, 26 },
		{ "COHERANCY_CMD_TYPE", 4, 2 },
		{ "COHERANCY_THREAD_NUM", 1, 3 },
		{ "COHERANCY_ENABLE", 0, 1 },
	{ "MA_ERROR_ENABLE", 0x77fc, 0 },
		{ "FUTURE_EXPANSION", 1, 31 },
		{ "UE_ENABLE", 0, 1 },
	{ "MA_PARITY_ERROR_ENABLE2", 0x7800, 0 },
		{ "ARB4_PAR_WRQUEUE_ERROR_EN", 1, 1 },
		{ "ARB4_PAR_RDQUEUE_ERROR_EN", 0, 1 },
	{ "MA_PARITY_ERROR_STATUS2", 0x7804, 0 },
		{ "ARB4_PAR_WRQUEUE_ERROR", 1, 1 },
		{ "ARB4_PAR_RDQUEUE_ERROR", 0, 1 },
	{ "MA_EXT_MEMORY1_BAR", 0x7808, 0 },
		{ "EXT_MEM1_BASE", 16, 12 },
		{ "EXT_MEM1_SIZE", 0, 12 },
	{ "MA_PMTX_THROTTLE", 0x780c, 0 },
		{ "FL_ENABLE", 31, 1 },
		{ "FL_LIMIT", 0, 8 },
	{ "MA_PMRX_THROTTLE", 0x7810, 0 },
		{ "FL_ENABLE", 31, 1 },
		{ "FL_LIMIT", 0, 8 },
	{ "MA_SGE_TH0_WRDATA_CNT", 0x7814, 0 },
	{ "MA_SGE_TH1_WRDATA_CNT", 0x7818, 0 },
	{ "MA_ULPTX_WRDATA_CNT", 0x781c, 0 },
	{ "MA_ULPRX_WRDATA_CNT", 0x7820, 0 },
	{ "MA_ULPTXRX_WRDATA_CNT", 0x7824, 0 },
	{ "MA_TP_TH0_WRDATA_CNT", 0x7828, 0 },
	{ "MA_TP_TH1_WRDATA_CNT", 0x782c, 0 },
	{ "MA_LE_WRDATA_CNT", 0x7830, 0 },
	{ "MA_CIM_WRDATA_CNT", 0x7834, 0 },
	{ "MA_PCIE_WRDATA_CNT", 0x7838, 0 },
	{ "MA_PMTX_WRDATA_CNT", 0x783c, 0 },
	{ "MA_PMRX_WRDATA_CNT", 0x7840, 0 },
	{ "MA_HMA_WRDATA_CNT", 0x7844, 0 },
	{ "MA_SGE_TH0_RDDATA_CNT", 0x7848, 0 },
	{ "MA_SGE_TH1_RDDATA_CNT", 0x784c, 0 },
	{ "MA_ULPTX_RDDATA_CNT", 0x7850, 0 },
	{ "MA_ULPRX_RDDATA_CNT", 0x7854, 0 },
	{ "MA_ULPTXRX_RDDATA_CNT", 0x7858, 0 },
	{ "MA_TP_TH0_RDDATA_CNT", 0x785c, 0 },
	{ "MA_TP_TH1_RDDATA_CNT", 0x7860, 0 },
	{ "MA_LE_RDDATA_CNT", 0x7864, 0 },
	{ "MA_CIM_RDDATA_CNT", 0x7868, 0 },
	{ "MA_PCIE_RDDATA_CNT", 0x786c, 0 },
	{ "MA_PMTX_RDDATA_CNT", 0x7870, 0 },
	{ "MA_PMRX_RDDATA_CNT", 0x7874, 0 },
	{ "MA_HMA_RDDATA_CNT", 0x7878, 0 },
	{ "MA_EDRAM0_WRDATA_CNT1", 0x787c, 0 },
	{ "MA_EDRAM0_WRDATA_CNT0", 0x7880, 0 },
	{ "MA_EDRAM1_WRDATA_CNT1", 0x7884, 0 },
	{ "MA_EDRAM1_WRDATA_CNT0", 0x7888, 0 },
	{ "MA_EXT_MEMORY0_WRDATA_CNT1", 0x788c, 0 },
	{ "MA_EXT_MEMORY0_WRDATA_CNT0", 0x7890, 0 },
	{ "MA_HOST_MEMORY_WRDATA_CNT1", 0x7894, 0 },
	{ "MA_HOST_MEMORY_WRDATA_CNT0", 0x7898, 0 },
	{ "MA_EXT_MEMORY1_WRDATA_CNT1", 0x789c, 0 },
	{ "MA_EXT_MEMORY1_WRDATA_CNT0", 0x78a0, 0 },
	{ "MA_EDRAM0_RDDATA_CNT1", 0x78a4, 0 },
	{ "MA_EDRAM0_RDDATA_CNT0", 0x78a8, 0 },
	{ "MA_EDRAM1_RDDATA_CNT1", 0x78ac, 0 },
	{ "MA_EDRAM1_RDDATA_CNT0", 0x78b0, 0 },
	{ "MA_EXT_MEMORY0_RDDATA_CNT1", 0x78b4, 0 },
	{ "MA_EXT_MEMORY0_RDDATA_CNT0", 0x78b8, 0 },
	{ "MA_HOST_MEMORY_RDDATA_CNT1", 0x78bc, 0 },
	{ "MA_HOST_MEMORY_RDDATA_CNT0", 0x78c0, 0 },
	{ "MA_EXT_MEMORY1_RDDATA_CNT1", 0x78c4, 0 },
	{ "MA_EXT_MEMORY1_RDDATA_CNT0", 0x78c8, 0 },
	{ "MA_TIMEOUT_CFG", 0x78cc, 0 },
		{ "CLR", 31, 1 },
		{ "CNT_LOCK", 30, 1 },
		{ "WRN", 24, 1 },
		{ "DIR", 23, 1 },
		{ "TYPE", 22, 1 },
		{ "CLIENT", 16, 4 },
		{ "DELAY", 0, 16 },
	{ "MA_TIMEOUT_CNT", 0x78d0, 0 },
		{ "DIR", 23, 1 },
		{ "TYPE", 22, 1 },
		{ "CLIENT", 16, 4 },
		{ "CNT_VAL", 0, 16 },
	{ "MA_WRITE_TIMEOUT_ERROR_ENABLE", 0x78d4, 0 },
		{ "FUTURE_CEXPANSION", 29, 3 },
		{ "CL12_WR_CMD_TO_EN", 28, 1 },
		{ "CL11_WR_CMD_TO_EN", 27, 1 },
		{ "CL10_WR_CMD_TO_EN", 26, 1 },
		{ "CL9_WR_CMD_TO_EN", 25, 1 },
		{ "CL8_WR_CMD_TO_EN", 24, 1 },
		{ "CL7_WR_CMD_TO_EN", 23, 1 },
		{ "CL6_WR_CMD_TO_EN", 22, 1 },
		{ "CL5_WR_CMD_TO_EN", 21, 1 },
		{ "CL4_WR_CMD_TO_EN", 20, 1 },
		{ "CL3_WR_CMD_TO_EN", 19, 1 },
		{ "CL2_WR_CMD_TO_EN", 18, 1 },
		{ "CL1_WR_CMD_TO_EN", 17, 1 },
		{ "CL0_WR_CMD_TO_EN", 16, 1 },
		{ "FUTURE_DEXPANSION", 13, 3 },
		{ "CL12_WR_DATA_TO_EN", 12, 1 },
		{ "CL11_WR_DATA_TO_EN", 11, 1 },
		{ "CL10_WR_DATA_TO_EN", 10, 1 },
		{ "CL9_WR_DATA_TO_EN", 9, 1 },
		{ "CL8_WR_DATA_TO_EN", 8, 1 },
		{ "CL7_WR_DATA_TO_EN", 7, 1 },
		{ "CL6_WR_DATA_TO_EN", 6, 1 },
		{ "CL5_WR_DATA_TO_EN", 5, 1 },
		{ "CL4_WR_DATA_TO_EN", 4, 1 },
		{ "CL3_WR_DATA_TO_EN", 3, 1 },
		{ "CL2_WR_DATA_TO_EN", 2, 1 },
		{ "CL1_WR_DATA_TO_EN", 1, 1 },
		{ "CL0_WR_DATA_TO_EN", 0, 1 },
	{ "MA_WRITE_TIMEOUT_ERROR_STATUS", 0x78d8, 0 },
		{ "FUTURE_CEXPANSION", 29, 3 },
		{ "CL12_WR_CMD_TO_ERROR", 28, 1 },
		{ "CL11_WR_CMD_TO_ERROR", 27, 1 },
		{ "CL10_WR_CMD_TO_ERROR", 26, 1 },
		{ "CL9_WR_CMD_TO_ERROR", 25, 1 },
		{ "CL8_WR_CMD_TO_ERROR", 24, 1 },
		{ "CL7_WR_CMD_TO_ERROR", 23, 1 },
		{ "CL6_WR_CMD_TO_ERROR", 22, 1 },
		{ "CL5_WR_CMD_TO_ERROR", 21, 1 },
		{ "CL4_WR_CMD_TO_ERROR", 20, 1 },
		{ "CL3_WR_CMD_TO_ERROR", 19, 1 },
		{ "CL2_WR_CMD_TO_ERROR", 18, 1 },
		{ "CL1_WR_CMD_TO_ERROR", 17, 1 },
		{ "CL0_WR_CMD_TO_ERROR", 16, 1 },
		{ "FUTURE_DEXPANSION", 13, 3 },
		{ "CL12_WR_DATA_TO_ERROR", 12, 1 },
		{ "CL11_WR_DATA_TO_ERROR", 11, 1 },
		{ "CL10_WR_DATA_TO_ERROR", 10, 1 },
		{ "CL9_WR_DATA_TO_ERROR", 9, 1 },
		{ "CL8_WR_DATA_TO_ERROR", 8, 1 },
		{ "CL7_WR_DATA_TO_ERROR", 7, 1 },
		{ "CL6_WR_DATA_TO_ERROR", 6, 1 },
		{ "CL5_WR_DATA_TO_ERROR", 5, 1 },
		{ "CL4_WR_DATA_TO_ERROR", 4, 1 },
		{ "CL3_WR_DATA_TO_ERROR", 3, 1 },
		{ "CL2_WR_DATA_TO_ERROR", 2, 1 },
		{ "CL1_WR_DATA_TO_ERROR", 1, 1 },
		{ "CL0_WR_DATA_TO_ERROR", 0, 1 },
	{ "MA_READ_TIMEOUT_ERROR_ENABLE", 0x78dc, 0 },
		{ "FUTURE_CEXPANSION", 29, 3 },
		{ "CL12_RD_CMD_TO_EN", 28, 1 },
		{ "CL11_RD_CMD_TO_EN", 27, 1 },
		{ "CL10_RD_CMD_TO_EN", 26, 1 },
		{ "CL9_RD_CMD_TO_EN", 25, 1 },
		{ "CL8_RD_CMD_TO_EN", 24, 1 },
		{ "CL7_RD_CMD_TO_EN", 23, 1 },
		{ "CL6_RD_CMD_TO_EN", 22, 1 },
		{ "CL5_RD_CMD_TO_EN", 21, 1 },
		{ "CL4_RD_CMD_TO_EN", 20, 1 },
		{ "CL3_RD_CMD_TO_EN", 19, 1 },
		{ "CL2_RD_CMD_TO_EN", 18, 1 },
		{ "CL1_RD_CMD_TO_EN", 17, 1 },
		{ "CL0_RD_CMD_TO_EN", 16, 1 },
		{ "FUTURE_DEXPANSION", 13, 3 },
		{ "CL12_RD_DATA_TO_EN", 12, 1 },
		{ "CL11_RD_DATA_TO_EN", 11, 1 },
		{ "CL10_RD_DATA_TO_EN", 10, 1 },
		{ "CL9_RD_DATA_TO_EN", 9, 1 },
		{ "CL8_RD_DATA_TO_EN", 8, 1 },
		{ "CL7_RD_DATA_TO_EN", 7, 1 },
		{ "CL6_RD_DATA_TO_EN", 6, 1 },
		{ "CL5_RD_DATA_TO_EN", 5, 1 },
		{ "CL4_RD_DATA_TO_EN", 4, 1 },
		{ "CL3_RD_DATA_TO_EN", 3, 1 },
		{ "CL2_RD_DATA_TO_EN", 2, 1 },
		{ "CL1_RD_DATA_TO_EN", 1, 1 },
		{ "CL0_RD_DATA_TO_EN", 0, 1 },
	{ "MA_READ_TIMEOUT_ERROR_STATUS", 0x78e0, 0 },
		{ "FUTURE_CEXPANSION", 29, 3 },
		{ "CL12_RD_CMD_TO_ERROR", 28, 1 },
		{ "CL11_RD_CMD_TO_ERROR", 27, 1 },
		{ "CL10_RD_CMD_TO_ERROR", 26, 1 },
		{ "CL9_RD_CMD_TO_ERROR", 25, 1 },
		{ "CL8_RD_CMD_TO_ERROR", 24, 1 },
		{ "CL7_RD_CMD_TO_ERROR", 23, 1 },
		{ "CL6_RD_CMD_TO_ERROR", 22, 1 },
		{ "CL5_RD_CMD_TO_ERROR", 21, 1 },
		{ "CL4_RD_CMD_TO_ERROR", 20, 1 },
		{ "CL3_RD_CMD_TO_ERROR", 19, 1 },
		{ "CL2_RD_CMD_TO_ERROR", 18, 1 },
		{ "CL1_RD_CMD_TO_ERROR", 17, 1 },
		{ "CL0_RD_CMD_TO_ERROR", 16, 1 },
		{ "FUTURE_DEXPANSION", 13, 3 },
		{ "CL12_RD_DATA_TO_ERROR", 12, 1 },
		{ "CL11_RD_DATA_TO_ERROR", 11, 1 },
		{ "CL10_RD_DATA_TO_ERROR", 10, 1 },
		{ "CL9_RD_DATA_TO_ERROR", 9, 1 },
		{ "CL8_RD_DATA_TO_ERROR", 8, 1 },
		{ "CL7_RD_DATA_TO_ERROR", 7, 1 },
		{ "CL6_RD_DATA_TO_ERROR", 6, 1 },
		{ "CL5_RD_DATA_TO_ERROR", 5, 1 },
		{ "CL4_RD_DATA_TO_ERROR", 4, 1 },
		{ "CL3_RD_DATA_TO_ERROR", 3, 1 },
		{ "CL2_RD_DATA_TO_ERROR", 2, 1 },
		{ "CL1_RD_DATA_TO_ERROR", 1, 1 },
		{ "CL0_RD_DATA_TO_ERROR", 0, 1 },
	{ "MA_BKP_CNT_SEL", 0x78e4, 0 },
		{ "TYPE", 30, 2 },
		{ "CLIENT", 24, 4 },
	{ "MA_BKP_CNT", 0x78e8, 0 },
	{ "MA_WRT_ARB", 0x78ec, 0 },
		{ "WRT_EN", 31, 1 },
		{ "WR_TIM", 16, 8 },
		{ "RD_WIN", 8, 8 },
		{ "WR_WIN", 0, 8 },
	{ "MA_IF_PARITY_ERROR_ENABLE", 0x78f0, 0 },
		{ "FUTURE_DEXPANSION", 13, 19 },
		{ "CL12_IF_PAR_EN", 12, 1 },
		{ "CL11_IF_PAR_EN", 11, 1 },
		{ "CL10_IF_PAR_EN", 10, 1 },
		{ "CL9_IF_PAR_EN", 9, 1 },
		{ "CL8_IF_PAR_EN", 8, 1 },
		{ "CL7_IF_PAR_EN", 7, 1 },
		{ "CL6_IF_PAR_EN", 6, 1 },
		{ "CL5_IF_PAR_EN", 5, 1 },
		{ "CL4_IF_PAR_EN", 4, 1 },
		{ "CL3_IF_PAR_EN", 3, 1 },
		{ "CL2_IF_PAR_EN", 2, 1 },
		{ "CL1_IF_PAR_EN", 1, 1 },
		{ "CL0_IF_PAR_EN", 0, 1 },
	{ "MA_IF_PARITY_ERROR_STATUS", 0x78f4, 0 },
		{ "FUTURE_DEXPANSION", 13, 19 },
		{ "CL12_IF_PAR_ERROR", 12, 1 },
		{ "CL11_IF_PAR_ERROR", 11, 1 },
		{ "CL10_IF_PAR_ERROR", 10, 1 },
		{ "CL9_IF_PAR_ERROR", 9, 1 },
		{ "CL8_IF_PAR_ERROR", 8, 1 },
		{ "CL7_IF_PAR_ERROR", 7, 1 },
		{ "CL6_IF_PAR_ERROR", 6, 1 },
		{ "CL5_IF_PAR_ERROR", 5, 1 },
		{ "CL4_IF_PAR_ERROR", 4, 1 },
		{ "CL3_IF_PAR_ERROR", 3, 1 },
		{ "CL2_IF_PAR_ERROR", 2, 1 },
		{ "CL1_IF_PAR_ERROR", 1, 1 },
		{ "CL0_IF_PAR_ERROR", 0, 1 },
	{ "MA_LOCAL_DEBUG_CFG", 0x78f8, 0 },
		{ "DEBUG_OR", 15, 1 },
		{ "DEBUG_HI", 14, 1 },
		{ "DEBUG_RPT", 13, 1 },
		{ "DEBUGPAGE", 10, 3 },
		{ "DEBUGSELH", 5, 5 },
		{ "DEBUGSELL", 0, 5 },
	{ "MA_LOCAL_DEBUG_RPT", 0x78fc, 0 },
	{ NULL }
};

struct reg_info t5_cim_regs[] = {
	{ "CIM_BOOT_CFG", 0x7b00, 0 },
		{ "BootAddr", 8, 24 },
		{ "uPGen", 2, 6 },
		{ "BootSdram", 1, 1 },
		{ "uPCRst", 0, 1 },
	{ "CIM_BOOT_LEN", 0x7bf0, 0 },
		{ "BootLen", 4, 28 },
	{ "CIM_FLASH_BASE_ADDR", 0x7b04, 0 },
		{ "FlashBaseAddr", 6, 18 },
	{ "CIM_FLASH_ADDR_SIZE", 0x7b08, 0 },
		{ "FlashAddrSize", 4, 20 },
	{ "CIM_EEPROM_BASE_ADDR", 0x7b0c, 0 },
		{ "EEPROMBaseAddr", 6, 18 },
	{ "CIM_EEPROM_ADDR_SIZE", 0x7b10, 0 },
		{ "EEPROMAddrSize", 4, 20 },
	{ "CIM_SDRAM_BASE_ADDR", 0x7b14, 0 },
		{ "SdramBaseAddr", 6, 26 },
	{ "CIM_SDRAM_ADDR_SIZE", 0x7b18, 0 },
		{ "SdramAddrSize", 4, 28 },
	{ "CIM_EXTMEM2_BASE_ADDR", 0x7b1c, 0 },
		{ "ExtMem2BaseAddr", 6, 26 },
	{ "CIM_EXTMEM2_ADDR_SIZE", 0x7b20, 0 },
		{ "ExtMem2AddrSize", 4, 28 },
	{ "CIM_UP_SPARE_INT", 0x7b24, 0 },
		{ "TDebugInt", 4, 1 },
		{ "BootVecSel", 3, 1 },
		{ "uPSpareInt", 0, 3 },
	{ "CIM_HOST_INT_ENABLE", 0x7b28, 0 },
		{ "ma_cim_IntfPerr", 28, 1 },
		{ "PLCIM_MstRspDataParErr", 27, 1 },
		{ "NCSI2CIMIntfParErr", 26, 1 },
		{ "SGE2CIMIntfParErr", 25, 1 },
		{ "ULP2CIMIntfParErr", 24, 1 },
		{ "TP2CIMIntfParErr", 23, 1 },
		{ "OBQSGERx1ParErr", 22, 1 },
		{ "OBQSGERx0ParErr", 21, 1 },
		{ "TieQOutParErrIntEn", 20, 1 },
		{ "TieQInParErrIntEn", 19, 1 },
		{ "MBHostParErr", 18, 1 },
		{ "MBuPParErr", 17, 1 },
		{ "IBQTP0ParErr", 16, 1 },
		{ "IBQTP1ParErr", 15, 1 },
		{ "IBQULPParErr", 14, 1 },
		{ "IBQSGELOParErr", 13, 1 },
		{ "IBQSGEHIParErr", 12, 1 },
		{ "IBQNCSIParErr", 11, 1 },
		{ "OBQULP0ParErr", 10, 1 },
		{ "OBQULP1ParErr", 9, 1 },
		{ "OBQULP2ParErr", 8, 1 },
		{ "OBQULP3ParErr", 7, 1 },
		{ "OBQSGEParErr", 6, 1 },
		{ "OBQNCSIParErr", 5, 1 },
		{ "Timer1IntEn", 3, 1 },
		{ "Timer0IntEn", 2, 1 },
		{ "PrefDropIntEn", 1, 1 },
	{ "CIM_HOST_INT_CAUSE", 0x7b2c, 0 },
		{ "ma_cim_IntfPerr", 28, 1 },
		{ "PLCIM_MstRspDataParErr", 27, 1 },
		{ "NCSI2CIMIntfParErr", 26, 1 },
		{ "SGE2CIMIntfParErr", 25, 1 },
		{ "ULP2CIMIntfParErr", 24, 1 },
		{ "TP2CIMIntfParErr", 23, 1 },
		{ "OBQSGERx1ParErr", 22, 1 },
		{ "OBQSGERx0ParErr", 21, 1 },
		{ "TieQOutParErrInt", 20, 1 },
		{ "TieQInParErrInt", 19, 1 },
		{ "MBHostParErr", 18, 1 },
		{ "IBQTP0ParErr", 16, 1 },
		{ "IBQTP1ParErr", 15, 1 },
		{ "IBQULPParErr", 14, 1 },
		{ "IBQSGELOParErr", 13, 1 },
		{ "IBQSGEHIParErr", 12, 1 },
		{ "IBQNCSIParErr", 11, 1 },
		{ "OBQULP0ParErr", 10, 1 },
		{ "OBQULP1ParErr", 9, 1 },
		{ "OBQULP2ParErr", 8, 1 },
		{ "OBQULP3ParErr", 7, 1 },
		{ "OBQSGEParErr", 6, 1 },
		{ "OBQNCSIParErr", 5, 1 },
		{ "Timer1Int", 3, 1 },
		{ "Timer0Int", 2, 1 },
		{ "PrefDropInt", 1, 1 },
		{ "uPAccNonZero", 0, 1 },
	{ "CIM_HOST_UPACC_INT_ENABLE", 0x7b30, 0 },
		{ "EEPROMWRIntEn", 30, 1 },
		{ "TimeOutMAIntEn", 29, 1 },
		{ "TimeOutIntEn", 28, 1 },
		{ "RspOvrLookupIntEn", 27, 1 },
		{ "ReqOvrLookupIntEn", 26, 1 },
		{ "BlkWrPlIntEn", 25, 1 },
		{ "BlkRdPlIntEn", 24, 1 },
		{ "SglWrPlIntEn", 23, 1 },
		{ "SglRdPlIntEn", 22, 1 },
		{ "BlkWrCtlIntEn", 21, 1 },
		{ "BlkRdCtlIntEn", 20, 1 },
		{ "SglWrCtlIntEn", 19, 1 },
		{ "SglRdCtlIntEn", 18, 1 },
		{ "BlkWrEEPROMIntEn", 17, 1 },
		{ "BlkRdEEPROMIntEn", 16, 1 },
		{ "SglWrEEPROMIntEn", 15, 1 },
		{ "SglRdEEPROMIntEn", 14, 1 },
		{ "BlkWrFlashIntEn", 13, 1 },
		{ "BlkRdFlashIntEn", 12, 1 },
		{ "SglWrFlashIntEn", 11, 1 },
		{ "SglRdFlashIntEn", 10, 1 },
		{ "BlkWrBootIntEn", 9, 1 },
		{ "BlkRdBootIntEn", 8, 1 },
		{ "SglWrBootIntEn", 7, 1 },
		{ "SglRdBootIntEn", 6, 1 },
		{ "IllWrBEIntEn", 5, 1 },
		{ "IllRdBEIntEn", 4, 1 },
		{ "IllRdIntEn", 3, 1 },
		{ "IllWrIntEn", 2, 1 },
		{ "IllTransIntEn", 1, 1 },
		{ "RsvdSpaceIntEn", 0, 1 },
	{ "CIM_HOST_UPACC_INT_CAUSE", 0x7b34, 0 },
		{ "EEPROMWRInt", 30, 1 },
		{ "TimeOutMAInt", 29, 1 },
		{ "TimeOutInt", 28, 1 },
		{ "RspOvrLookupInt", 27, 1 },
		{ "ReqOvrLookupInt", 26, 1 },
		{ "BlkWrPlInt", 25, 1 },
		{ "BlkRdPlInt", 24, 1 },
		{ "SglWrPlInt", 23, 1 },
		{ "SglRdPlInt", 22, 1 },
		{ "BlkWrCtlInt", 21, 1 },
		{ "BlkRdCtlInt", 20, 1 },
		{ "SglWrCtlInt", 19, 1 },
		{ "SglRdCtlInt", 18, 1 },
		{ "BlkWrEEPROMInt", 17, 1 },
		{ "BlkRdEEPROMInt", 16, 1 },
		{ "SglWrEEPROMInt", 15, 1 },
		{ "SglRdEEPROMInt", 14, 1 },
		{ "BlkWrFlashInt", 13, 1 },
		{ "BlkRdFlashInt", 12, 1 },
		{ "SglWrFlashInt", 11, 1 },
		{ "SglRdFlashInt", 10, 1 },
		{ "BlkWrBootInt", 9, 1 },
		{ "BlkRdBootInt", 8, 1 },
		{ "SglWrBootInt", 7, 1 },
		{ "SglRdBootInt", 6, 1 },
		{ "IllWrBEInt", 5, 1 },
		{ "IllRdBEInt", 4, 1 },
		{ "IllRdInt", 3, 1 },
		{ "IllWrInt", 2, 1 },
		{ "IllTransInt", 1, 1 },
		{ "RsvdSpaceInt", 0, 1 },
	{ "CIM_UP_INT_ENABLE", 0x7b38, 0 },
		{ "ma_cim_IntfPerr", 28, 1 },
		{ "PLCIM_MstRspDataParErr", 27, 1 },
		{ "NCSI2CIMIntfParErr", 26, 1 },
		{ "SGE2CIMIntfParErr", 25, 1 },
		{ "ULP2CIMIntfParErr", 24, 1 },
		{ "TP2CIMIntfParErr", 23, 1 },
		{ "OBQSGERx1ParErr", 22, 1 },
		{ "OBQSGERx0ParErr", 21, 1 },
		{ "TieQOutParErrIntEn", 20, 1 },
		{ "TieQInParErrIntEn", 19, 1 },
		{ "MBHostParErr", 18, 1 },
		{ "MBuPParErr", 17, 1 },
		{ "IBQTP0ParErr", 16, 1 },
		{ "IBQTP1ParErr", 15, 1 },
		{ "IBQULPParErr", 14, 1 },
		{ "IBQSGELOParErr", 13, 1 },
		{ "IBQSGEHIParErr", 12, 1 },
		{ "IBQNCSIParErr", 11, 1 },
		{ "OBQULP0ParErr", 10, 1 },
		{ "OBQULP1ParErr", 9, 1 },
		{ "OBQULP2ParErr", 8, 1 },
		{ "OBQULP3ParErr", 7, 1 },
		{ "OBQSGEParErr", 6, 1 },
		{ "OBQNCSIParErr", 5, 1 },
		{ "MstPlIntEn", 4, 1 },
		{ "Timer1IntEn", 3, 1 },
		{ "Timer0IntEn", 2, 1 },
		{ "PrefDropIntEn", 1, 1 },
	{ "CIM_UP_INT_CAUSE", 0x7b3c, 0 },
		{ "ma_cim_IntfPerr", 28, 1 },
		{ "PLCIM_MstRspDataParErr", 27, 1 },
		{ "NCSI2CIMIntfParErr", 26, 1 },
		{ "SGE2CIMIntfParErr", 25, 1 },
		{ "ULP2CIMIntfParErr", 24, 1 },
		{ "TP2CIMIntfParErr", 23, 1 },
		{ "OBQSGERx1ParErr", 22, 1 },
		{ "OBQSGERx0ParErr", 21, 1 },
		{ "TieQOutParErrInt", 20, 1 },
		{ "TieQInParErrInt", 19, 1 },
		{ "MBHostParErr", 18, 1 },
		{ "IBQTP0ParErr", 16, 1 },
		{ "IBQTP1ParErr", 15, 1 },
		{ "IBQULPParErr", 14, 1 },
		{ "IBQSGELOParErr", 13, 1 },
		{ "IBQSGEHIParErr", 12, 1 },
		{ "IBQNCSIParErr", 11, 1 },
		{ "OBQULP0ParErr", 10, 1 },
		{ "OBQULP1ParErr", 9, 1 },
		{ "OBQULP2ParErr", 8, 1 },
		{ "OBQULP3ParErr", 7, 1 },
		{ "OBQSGEParErr", 6, 1 },
		{ "OBQNCSIParErr", 5, 1 },
		{ "MstPlInt", 4, 1 },
		{ "Timer1Int", 3, 1 },
		{ "Timer0Int", 2, 1 },
		{ "PrefDropInt", 1, 1 },
		{ "uPAccNonZero", 0, 1 },
	{ "CIM_UP_ACC_INT_ENABLE", 0x7b40, 0 },
		{ "EEPROMWRIntEn", 30, 1 },
		{ "TimeOutMAIntEn", 29, 1 },
		{ "TimeOutIntEn", 28, 1 },
		{ "RspOvrLookupIntEn", 27, 1 },
		{ "ReqOvrLookupIntEn", 26, 1 },
		{ "BlkWrPlIntEn", 25, 1 },
		{ "BlkRdPlIntEn", 24, 1 },
		{ "SglWrPlIntEn", 23, 1 },
		{ "SglRdPlIntEn", 22, 1 },
		{ "BlkWrCtlIntEn", 21, 1 },
		{ "BlkRdCtlIntEn", 20, 1 },
		{ "SglWrCtlIntEn", 19, 1 },
		{ "SglRdCtlIntEn", 18, 1 },
		{ "BlkWrEEPROMIntEn", 17, 1 },
		{ "BlkRdEEPROMIntEn", 16, 1 },
		{ "SglWrEEPROMIntEn", 15, 1 },
		{ "SglRdEEPROMIntEn", 14, 1 },
		{ "BlkWrFlashIntEn", 13, 1 },
		{ "BlkRdFlashIntEn", 12, 1 },
		{ "SglWrFlashIntEn", 11, 1 },
		{ "SglRdFlashIntEn", 10, 1 },
		{ "BlkWrBootIntEn", 9, 1 },
		{ "BlkRdBootIntEn", 8, 1 },
		{ "SglWrBootIntEn", 7, 1 },
		{ "SglRdBootIntEn", 6, 1 },
		{ "IllWrBEIntEn", 5, 1 },
		{ "IllRdBEIntEn", 4, 1 },
		{ "IllRdIntEn", 3, 1 },
		{ "IllWrIntEn", 2, 1 },
		{ "IllTransIntEn", 1, 1 },
		{ "RsvdSpaceIntEn", 0, 1 },
	{ "CIM_UP_ACC_INT_CAUSE", 0x7b44, 0 },
		{ "EEPROMWRInt", 30, 1 },
		{ "TimeOutMAInt", 29, 1 },
		{ "TimeOutInt", 28, 1 },
		{ "RspOvrLookupInt", 27, 1 },
		{ "ReqOvrLookupInt", 26, 1 },
		{ "BlkWrPlInt", 25, 1 },
		{ "BlkRdPlInt", 24, 1 },
		{ "SglWrPlInt", 23, 1 },
		{ "SglRdPlInt", 22, 1 },
		{ "BlkWrCtlInt", 21, 1 },
		{ "BlkRdCtlInt", 20, 1 },
		{ "SglWrCtlInt", 19, 1 },
		{ "SglRdCtlInt", 18, 1 },
		{ "BlkWrEEPROMInt", 17, 1 },
		{ "BlkRdEEPROMInt", 16, 1 },
		{ "SglWrEEPROMInt", 15, 1 },
		{ "SglRdEEPROMInt", 14, 1 },
		{ "BlkWrFlashInt", 13, 1 },
		{ "BlkRdFlashInt", 12, 1 },
		{ "SglWrFlashInt", 11, 1 },
		{ "SglRdFlashInt", 10, 1 },
		{ "BlkWrBootInt", 9, 1 },
		{ "BlkRdBootInt", 8, 1 },
		{ "SglWrBootInt", 7, 1 },
		{ "SglRdBootInt", 6, 1 },
		{ "IllWrBEInt", 5, 1 },
		{ "IllRdBEInt", 4, 1 },
		{ "IllRdInt", 3, 1 },
		{ "IllWrInt", 2, 1 },
		{ "IllTransInt", 1, 1 },
		{ "RsvdSpaceInt", 0, 1 },
	{ "CIM_QUEUE_CONFIG_REF", 0x7b48, 0 },
		{ "OBQSelect", 4, 1 },
		{ "IBQSelect", 3, 1 },
		{ "QueNumSelect", 0, 3 },
	{ "CIM_QUEUE_CONFIG_CTRL", 0x7b4c, 0 },
		{ "QueSize", 24, 6 },
		{ "QueBase", 16, 6 },
		{ "QueDbg8BEn", 9, 1 },
		{ "QueFullThrsh", 0, 9 },
	{ "CIM_HOST_ACC_CTRL", 0x7b50, 0 },
		{ "HostBusy", 17, 1 },
		{ "HostWrite", 16, 1 },
		{ "HostAddr", 0, 16 },
	{ "CIM_HOST_ACC_DATA", 0x7b54, 0 },
	{ "CIM_CDEBUGDATA", 0x7b58, 0 },
		{ "CDebugDataH", 16, 16 },
		{ "CDebugDataL", 0, 16 },
	{ "CIM_IBQ_DBG_CFG", 0x7b60, 0 },
		{ "IbqDbgAddr", 16, 12 },
		{ "IbqDbgWr", 2, 1 },
		{ "IbqDbgBusy", 1, 1 },
		{ "IbqDbgEn", 0, 1 },
	{ "CIM_OBQ_DBG_CFG", 0x7b64, 0 },
		{ "ObqDbgAddr", 16, 12 },
		{ "ObqDbgWr", 2, 1 },
		{ "ObqDbgBusy", 1, 1 },
		{ "ObqDbgEn", 0, 1 },
	{ "CIM_IBQ_DBG_DATA", 0x7b68, 0 },
	{ "CIM_OBQ_DBG_DATA", 0x7b6c, 0 },
	{ "CIM_DEBUGCFG", 0x7b70, 0 },
		{ "POLADbgRdPtr", 23, 9 },
		{ "PILADbgRdPtr", 14, 9 },
		{ "LAMaskTrig", 13, 1 },
		{ "LADbgEn", 12, 1 },
		{ "LAFillOnce", 11, 1 },
		{ "LAMaskStop", 10, 1 },
		{ "DebugSelH", 5, 5 },
		{ "DebugSelL", 0, 5 },
	{ "CIM_DEBUGSTS", 0x7b74, 0 },
		{ "LAReset", 31, 1 },
		{ "POLADbgWrPtr", 16, 9 },
		{ "PILADbgWrPtr", 0, 9 },
	{ "CIM_PO_LA_DEBUGDATA", 0x7b78, 0 },
	{ "CIM_PI_LA_DEBUGDATA", 0x7b7c, 0 },
	{ "CIM_PO_LA_MADEBUGDATA", 0x7b80, 0 },
	{ "CIM_PI_LA_MADEBUGDATA", 0x7b84, 0 },
	{ "CIM_PO_LA_PIFSMDEBUGDATA", 0x7b8c, 0 },
	{ "CIM_MEM_ZONE0_VA", 0x7b90, 0 },
		{ "MEM_ZONE_VA", 4, 28 },
	{ "CIM_MEM_ZONE0_BA", 0x7b94, 0 },
		{ "MEM_ZONE_BA", 6, 26 },
		{ "PBT_enable", 5, 1 },
		{ "ZONE_DST", 0, 2 },
	{ "CIM_MEM_ZONE0_LEN", 0x7b98, 0 },
		{ "MEM_ZONE_LEN", 4, 28 },
	{ "CIM_MEM_ZONE1_VA", 0x7b9c, 0 },
		{ "MEM_ZONE_VA", 4, 28 },
	{ "CIM_MEM_ZONE1_BA", 0x7ba0, 0 },
		{ "MEM_ZONE_BA", 6, 26 },
		{ "PBT_enable", 5, 1 },
		{ "ZONE_DST", 0, 2 },
	{ "CIM_MEM_ZONE1_LEN", 0x7ba4, 0 },
		{ "MEM_ZONE_LEN", 4, 28 },
	{ "CIM_MEM_ZONE2_VA", 0x7ba8, 0 },
		{ "MEM_ZONE_VA", 4, 28 },
	{ "CIM_MEM_ZONE2_BA", 0x7bac, 0 },
		{ "MEM_ZONE_BA", 6, 26 },
		{ "PBT_enable", 5, 1 },
		{ "ZONE_DST", 0, 2 },
	{ "CIM_MEM_ZONE2_LEN", 0x7bb0, 0 },
		{ "MEM_ZONE_LEN", 4, 28 },
	{ "CIM_MEM_ZONE3_VA", 0x7bb4, 0 },
		{ "MEM_ZONE_VA", 4, 28 },
	{ "CIM_MEM_ZONE3_BA", 0x7bb8, 0 },
		{ "MEM_ZONE_BA", 6, 26 },
		{ "PBT_enable", 5, 1 },
		{ "ZONE_DST", 0, 2 },
	{ "CIM_MEM_ZONE3_LEN", 0x7bbc, 0 },
		{ "MEM_ZONE_LEN", 4, 28 },
	{ "CIM_MEM_ZONE4_VA", 0x7bc0, 0 },
		{ "MEM_ZONE_VA", 4, 28 },
	{ "CIM_MEM_ZONE4_BA", 0x7bc4, 0 },
		{ "MEM_ZONE_BA", 6, 26 },
		{ "PBT_enable", 5, 1 },
		{ "ZONE_DST", 0, 2 },
	{ "CIM_MEM_ZONE4_LEN", 0x7bc8, 0 },
		{ "MEM_ZONE_LEN", 4, 28 },
	{ "CIM_MEM_ZONE5_VA", 0x7bcc, 0 },
		{ "MEM_ZONE_VA", 4, 28 },
	{ "CIM_MEM_ZONE5_BA", 0x7bd0, 0 },
		{ "MEM_ZONE_BA", 6, 26 },
		{ "PBT_enable", 5, 1 },
		{ "ZONE_DST", 0, 2 },
	{ "CIM_MEM_ZONE5_LEN", 0x7bd4, 0 },
		{ "MEM_ZONE_LEN", 4, 28 },
	{ "CIM_MEM_ZONE6_VA", 0x7bd8, 0 },
		{ "MEM_ZONE_VA", 4, 28 },
	{ "CIM_MEM_ZONE6_BA", 0x7bdc, 0 },
		{ "MEM_ZONE_BA", 6, 26 },
		{ "PBT_enable", 5, 1 },
		{ "ZONE_DST", 0, 2 },
	{ "CIM_MEM_ZONE6_LEN", 0x7be0, 0 },
		{ "MEM_ZONE_LEN", 4, 28 },
	{ "CIM_MEM_ZONE7_VA", 0x7be4, 0 },
		{ "MEM_ZONE_VA", 4, 28 },
	{ "CIM_MEM_ZONE7_BA", 0x7be8, 0 },
		{ "MEM_ZONE_BA", 6, 26 },
		{ "PBT_enable", 5, 1 },
		{ "ZONE_DST", 0, 2 },
	{ "CIM_MEM_ZONE7_LEN", 0x7bec, 0 },
		{ "MEM_ZONE_LEN", 4, 28 },
	{ "CIM_GLB_TIMER_CTL", 0x7bf4, 0 },
		{ "Timer1En", 4, 1 },
		{ "Timer0En", 3, 1 },
		{ "TimerEn", 1, 1 },
	{ "CIM_GLB_TIMER", 0x7bf8, 0 },
	{ "CIM_GLB_TIMER_TICK", 0x7bfc, 0 },
	{ "CIM_TIMER0", 0x7c00, 0 },
	{ "CIM_TIMER1", 0x7c04, 0 },
	{ "CIM_DEBUG_ADDR_TIMEOUT", 0x7c08, 0 },
		{ "DAddrTimeOut", 2, 30 },
	{ "CIM_DEBUG_ADDR_ILLEGAL", 0x7c0c, 0 },
		{ "DAddrIllegal", 2, 30 },
	{ "CIM_DEBUG_PIF_CAUSE_MASK", 0x7c10, 0 },
	{ "CIM_DEBUG_PIF_UPACC_CAUSE_MASK", 0x7c14, 0 },
	{ "CIM_DEBUG_UP_CAUSE_MASK", 0x7c18, 0 },
	{ "CIM_DEBUG_UP_UPACC_CAUSE_MASK", 0x7c1c, 0 },
	{ "CIM_PERR_INJECT", 0x7c20, 0 },
		{ "MemSel", 1, 5 },
		{ "InjectDataErr", 0, 1 },
	{ "CIM_PERR_ENABLE", 0x7c24, 0 },
	{ "CIM_EEPROM_BUSY_BIT", 0x7c28, 0 },
	{ "CIM_MA_TIMER_EN", 0x7c2c, 0 },
	{ "CIM_UP_PO_SINGLE_OUTSTANDING", 0x7c30, 0 },
	{ "CIM_CIM_DEBUG_SPARE", 0x7c34, 0 },
	{ "CIM_UP_OPERATION_FREQ", 0x7c38, 0 },
	{ "CIM_CIM_IBQ_ERR_CODE", 0x7c3c, 0 },
		{ "CIM_ULP_TX_PKT_ERR_CODE", 16, 8 },
		{ "CIM_SGE1_PKT_ERR_CODE", 8, 8 },
		{ "CIM_SGE0_PKT_ERR_CODE", 0, 8 },
	{ "CIM_IBQ_DBG_WAIT_COUNTER", 0x7c40, 0 },
	{ "CIM_PIO_UP_MST_CFG_SEL", 0x7c44, 0 },
	{ "CIM_CGEN", 0x7c48, 0 },
	{ "CIM_QUEUE_FEATURE_DISABLE", 0x7c4c, 0 },
		{ "obq_throuttle_on_eop", 4, 1 },
		{ "obq_read_ctl_perf_mode_disable", 3, 1 },
		{ "obq_wait_for_eop_flush_disable", 2, 1 },
		{ "ibq_rra_dsbl", 1, 1 },
		{ "ibq_skid_fifo_eop_flsh_dsbl", 0, 1 },
	{ "CIM_CGEN_GLOBAL", 0x7c50, 0 },
	{ "CIM_DPSLP_EN", 0x7c54, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e240, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e244, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e248, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e24c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e250, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e254, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e258, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e25c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e260, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e264, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e268, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e26c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e270, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e274, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e278, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e27c, 0 },
	{ "CIM_PF_MAILBOX_CTRL", 0x1e280, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_ACC_STATUS", 0x1e284, 0 },
		{ "MBWrBusy", 31, 1 },
	{ "CIM_PF_HOST_INT_ENABLE", 0x1e288, 0 },
		{ "MBMsgRdyIntEn", 19, 1 },
	{ "CIM_PF_HOST_INT_CAUSE", 0x1e28c, 0 },
		{ "MBMsgRdyInt", 19, 1 },
	{ "CIM_PF_MAILBOX_CTRL_SHADOW_COPY", 0x1e290, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e640, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e644, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e648, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e64c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e650, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e654, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e658, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e65c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e660, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e664, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e668, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e66c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e670, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e674, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e678, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1e67c, 0 },
	{ "CIM_PF_MAILBOX_CTRL", 0x1e680, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_ACC_STATUS", 0x1e684, 0 },
		{ "MBWrBusy", 31, 1 },
	{ "CIM_PF_HOST_INT_ENABLE", 0x1e688, 0 },
		{ "MBMsgRdyIntEn", 19, 1 },
	{ "CIM_PF_HOST_INT_CAUSE", 0x1e68c, 0 },
		{ "MBMsgRdyInt", 19, 1 },
	{ "CIM_PF_MAILBOX_CTRL_SHADOW_COPY", 0x1e690, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea40, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea44, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea48, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea4c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea50, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea54, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea58, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea5c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea60, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea64, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea68, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea6c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea70, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea74, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea78, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ea7c, 0 },
	{ "CIM_PF_MAILBOX_CTRL", 0x1ea80, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_ACC_STATUS", 0x1ea84, 0 },
		{ "MBWrBusy", 31, 1 },
	{ "CIM_PF_HOST_INT_ENABLE", 0x1ea88, 0 },
		{ "MBMsgRdyIntEn", 19, 1 },
	{ "CIM_PF_HOST_INT_CAUSE", 0x1ea8c, 0 },
		{ "MBMsgRdyInt", 19, 1 },
	{ "CIM_PF_MAILBOX_CTRL_SHADOW_COPY", 0x1ea90, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee40, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee44, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee48, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee4c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee50, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee54, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee58, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee5c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee60, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee64, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee68, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee6c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee70, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee74, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee78, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1ee7c, 0 },
	{ "CIM_PF_MAILBOX_CTRL", 0x1ee80, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_ACC_STATUS", 0x1ee84, 0 },
		{ "MBWrBusy", 31, 1 },
	{ "CIM_PF_HOST_INT_ENABLE", 0x1ee88, 0 },
		{ "MBMsgRdyIntEn", 19, 1 },
	{ "CIM_PF_HOST_INT_CAUSE", 0x1ee8c, 0 },
		{ "MBMsgRdyInt", 19, 1 },
	{ "CIM_PF_MAILBOX_CTRL_SHADOW_COPY", 0x1ee90, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f240, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f244, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f248, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f24c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f250, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f254, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f258, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f25c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f260, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f264, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f268, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f26c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f270, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f274, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f278, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f27c, 0 },
	{ "CIM_PF_MAILBOX_CTRL", 0x1f280, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_ACC_STATUS", 0x1f284, 0 },
		{ "MBWrBusy", 31, 1 },
	{ "CIM_PF_HOST_INT_ENABLE", 0x1f288, 0 },
		{ "MBMsgRdyIntEn", 19, 1 },
	{ "CIM_PF_HOST_INT_CAUSE", 0x1f28c, 0 },
		{ "MBMsgRdyInt", 19, 1 },
	{ "CIM_PF_MAILBOX_CTRL_SHADOW_COPY", 0x1f290, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f640, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f644, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f648, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f64c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f650, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f654, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f658, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f65c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f660, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f664, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f668, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f66c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f670, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f674, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f678, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1f67c, 0 },
	{ "CIM_PF_MAILBOX_CTRL", 0x1f680, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_ACC_STATUS", 0x1f684, 0 },
		{ "MBWrBusy", 31, 1 },
	{ "CIM_PF_HOST_INT_ENABLE", 0x1f688, 0 },
		{ "MBMsgRdyIntEn", 19, 1 },
	{ "CIM_PF_HOST_INT_CAUSE", 0x1f68c, 0 },
		{ "MBMsgRdyInt", 19, 1 },
	{ "CIM_PF_MAILBOX_CTRL_SHADOW_COPY", 0x1f690, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa40, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa44, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa48, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa4c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa50, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa54, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa58, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa5c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa60, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa64, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa68, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa6c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa70, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa74, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa78, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fa7c, 0 },
	{ "CIM_PF_MAILBOX_CTRL", 0x1fa80, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_ACC_STATUS", 0x1fa84, 0 },
		{ "MBWrBusy", 31, 1 },
	{ "CIM_PF_HOST_INT_ENABLE", 0x1fa88, 0 },
		{ "MBMsgRdyIntEn", 19, 1 },
	{ "CIM_PF_HOST_INT_CAUSE", 0x1fa8c, 0 },
		{ "MBMsgRdyInt", 19, 1 },
	{ "CIM_PF_MAILBOX_CTRL_SHADOW_COPY", 0x1fa90, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe40, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe44, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe48, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe4c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe50, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe54, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe58, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe5c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe60, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe64, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe68, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe6c, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe70, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe74, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe78, 0 },
	{ "CIM_PF_MAILBOX_DATA", 0x1fe7c, 0 },
	{ "CIM_PF_MAILBOX_CTRL", 0x1fe80, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ "CIM_PF_MAILBOX_ACC_STATUS", 0x1fe84, 0 },
		{ "MBWrBusy", 31, 1 },
	{ "CIM_PF_HOST_INT_ENABLE", 0x1fe88, 0 },
		{ "MBMsgRdyIntEn", 19, 1 },
	{ "CIM_PF_HOST_INT_CAUSE", 0x1fe8c, 0 },
		{ "MBMsgRdyInt", 19, 1 },
	{ "CIM_PF_MAILBOX_CTRL_SHADOW_COPY", 0x1fe90, 0 },
		{ "MBGeneric", 4, 28 },
		{ "MBMsgValid", 3, 1 },
		{ "MBIntReq", 2, 1 },
		{ "MBOwner", 0, 2 },
	{ NULL }
};

struct reg_info t5_tp_regs[] = {
	{ "TP_IN_CONFIG", 0x7d00, 0 },
		{ "VLANExtEnPort3", 31, 1 },
		{ "VLANExtEnPort2", 30, 1 },
		{ "VLANExtEnPort1", 29, 1 },
		{ "VLANExtEnPort0", 28, 1 },
		{ "TcpOptParserDisCh3", 27, 1 },
		{ "TcpOptParserDisCh2", 26, 1 },
		{ "TcpOptParserDisCh1", 25, 1 },
		{ "TcpOptParserDisCh0", 24, 1 },
		{ "CrcPassPrt3", 23, 1 },
		{ "CrcPassPrt2", 22, 1 },
		{ "CrcPassPrt1", 21, 1 },
		{ "CrcPassPrt0", 20, 1 },
		{ "VepaMode", 19, 1 },
		{ "FipUpEn", 18, 1 },
		{ "FcoeUpEn", 17, 1 },
		{ "FcoeEnable", 16, 1 },
		{ "IPv6Enable", 15, 1 },
		{ "NICMode", 14, 1 },
		{ "VnTagDefaultVal", 13, 1 },
		{ "ECheckUDPLen", 12, 1 },
		{ "EReportUdpHdrLen", 11, 1 },
		{ "FcoeFPMA", 10, 1 },
		{ "VnTagEnable", 9, 1 },
		{ "VnTagEthEnable", 8, 1 },
		{ "CChecksumCheckIP", 7, 1 },
		{ "CChecksumCheckUDP", 6, 1 },
		{ "CChecksumCheckTCP", 5, 1 },
		{ "CTag", 4, 1 },
		{ "CDemux", 3, 1 },
		{ "EthUpEn", 2, 1 },
		{ "CEthernet", 1, 1 },
		{ "CTunnel", 0, 1 },
	{ "TP_OUT_CONFIG", 0x7d04, 0 },
		{ "PortQfcEn", 28, 4 },
		{ "EPktDistChn3", 23, 1 },
		{ "EPktDistChn2", 22, 1 },
		{ "EPktDistChn1", 21, 1 },
		{ "EPktDistChn0", 20, 1 },
		{ "TtlMode", 19, 1 },
		{ "EQfcDmac", 18, 1 },
		{ "ELpbkIncMpsStat", 17, 1 },
		{ "IPIDSplitMode", 16, 1 },
		{ "EChecksumInsertTCP", 11, 1 },
		{ "EChecksumInsertIP", 10, 1 },
		{ "EVnTagEn", 9, 1 },
		{ "ECPL", 8, 1 },
		{ "EPriority", 7, 1 },
		{ "EEthernet", 6, 1 },
		{ "CChecksumInsertTCP", 5, 1 },
		{ "CChecksumInsertIP", 4, 1 },
		{ "CCPL", 2, 1 },
		{ "CEthernet", 0, 1 },
	{ "TP_GLOBAL_CONFIG", 0x7d08, 0 },
		{ "SYNCookieParams", 26, 6 },
		{ "RXFlowControlDisable", 25, 1 },
		{ "TXPacingEnable", 24, 1 },
		{ "AttackFilterEnable", 23, 1 },
		{ "SYNCookieNoOptions", 22, 1 },
		{ "ProtectedMode", 21, 1 },
		{ "PingDrop", 20, 1 },
		{ "FragmentDrop", 19, 1 },
		{ "FiveTupleLookup", 17, 2 },
		{ "OfdMpsStats", 16, 1 },
		{ "DontFragment", 15, 1 },
		{ "IPIdentSplit", 14, 1 },
		{ "RssSynSteerEnable", 12, 1 },
		{ "IssFromCplEnable", 11, 1 },
		{ "RssLoopbackEnable", 10, 1 },
		{ "TCAMServerUse", 8, 2 },
		{ "IPTTL", 0, 8 },
	{ "TP_DB_CONFIG", 0x7d0c, 0 },
		{ "DBMaxOpCnt", 24, 8 },
		{ "CxMaxOpCntDisable", 23, 1 },
		{ "CxMaxOpCnt", 16, 7 },
		{ "TxMaxOpCntDisable", 15, 1 },
		{ "TxMaxOpCnt", 8, 7 },
		{ "RxMaxOpCntDisable", 7, 1 },
		{ "RxMaxOpCnt", 0, 7 },
	{ "TP_CMM_TCB_BASE", 0x7d10, 0 },
	{ "TP_CMM_MM_BASE", 0x7d14, 0 },
	{ "TP_CMM_TIMER_BASE", 0x7d18, 0 },
	{ "TP_CMM_MM_FLST_SIZE", 0x7d1c, 0 },
		{ "RxPoolSize", 16, 16 },
		{ "TxPoolSize", 0, 16 },
	{ "TP_PMM_TX_BASE", 0x7d20, 0 },
	{ "TP_PMM_DEFRAG_BASE", 0x7d24, 0 },
	{ "TP_PMM_RX_BASE", 0x7d28, 0 },
	{ "TP_PMM_RX_PAGE_SIZE", 0x7d2c, 0 },
	{ "TP_PMM_RX_MAX_PAGE", 0x7d30, 0 },
		{ "PMRxNumChn", 31, 1 },
		{ "PMRxMaxPage", 0, 21 },
	{ "TP_PMM_TX_PAGE_SIZE", 0x7d34, 0 },
	{ "TP_PMM_TX_MAX_PAGE", 0x7d38, 0 },
		{ "PMTxNumChn", 30, 2 },
		{ "PMTxMaxPage", 0, 21 },
	{ "TP_TCP_OPTIONS", 0x7d40, 0 },
		{ "MTUDefault", 16, 16 },
		{ "MTUEnable", 10, 1 },
		{ "SACKTx", 9, 1 },
		{ "SACKRx", 8, 1 },
		{ "SACKMode", 4, 2 },
		{ "WindowScaleMode", 2, 2 },
		{ "TimestampsMode", 0, 2 },
	{ "TP_DACK_CONFIG", 0x7d44, 0 },
		{ "AutoState3", 30, 2 },
		{ "AutoState2", 28, 2 },
		{ "AutoState1", 26, 2 },
		{ "ByteThreshold", 8, 18 },
		{ "MSSThreshold", 4, 3 },
		{ "AutoCareful", 2, 1 },
		{ "AutoEnable", 1, 1 },
		{ "Mode", 0, 1 },
	{ "TP_PC_CONFIG", 0x7d48, 0 },
		{ "CMCacheDisable", 31, 1 },
		{ "EnableOcspiFull", 30, 1 },
		{ "EnableFLMErrorDDP", 29, 1 },
		{ "LockTid", 28, 1 },
		{ "DisableInvPend", 27, 1 },
		{ "EnableFilterCount", 26, 1 },
		{ "RddpCongEn", 25, 1 },
		{ "EnableOnFlyPDU", 24, 1 },
		{ "EnableMinRcvWnd", 23, 1 },
		{ "EnableMaxRcvWnd", 22, 1 },
		{ "TxDataAckRateEnable", 21, 1 },
		{ "TxDeferEnable", 20, 1 },
		{ "RxCongestionMode", 19, 1 },
		{ "HearbeatOnceDACK", 18, 1 },
		{ "HearbeatOnceHeap", 17, 1 },
		{ "HearbeatDACK", 16, 1 },
		{ "TxCongestionMode", 15, 1 },
		{ "AcceptLatestRcvAdv", 14, 1 },
		{ "DisableSYNData", 13, 1 },
		{ "DisableWindowPSH", 12, 1 },
		{ "DisableFINOldData", 11, 1 },
		{ "EnableFLMError", 10, 1 },
		{ "EnableOptMtu", 9, 1 },
		{ "FilterPeerFIN", 8, 1 },
		{ "EnableFeedbackSend", 7, 1 },
		{ "EnableRDMAError", 6, 1 },
		{ "EnableFilterNat", 5, 1 },
		{ "DisableHeldFIN", 4, 1 },
		{ "EnableOfdoVLAN", 3, 1 },
		{ "DisableTimeWait", 2, 1 },
		{ "EnableVlanCheck", 1, 1 },
		{ "TxDataAckPageEnable", 0, 1 },
	{ "TP_PC_CONFIG2", 0x7d4c, 0 },
		{ "EnableMtuVfMode", 31, 1 },
		{ "EnableMibVfMode", 30, 1 },
		{ "DisableLbkCheck", 29, 1 },
		{ "EnableUrgDdpOff", 28, 1 },
		{ "EnableFilterLpbk", 27, 1 },
		{ "DisableTblMmgr", 26, 1 },
		{ "CngRecSndNxt", 25, 1 },
		{ "EnableLbkChn", 24, 1 },
		{ "EnableLroEcn", 23, 1 },
		{ "EnablePcmdCheck", 22, 1 },
		{ "EnableELbkAFull", 21, 1 },
		{ "EnableCLbkAFull", 20, 1 },
		{ "EnableOespiFull", 19, 1 },
		{ "DisableHitCheck", 18, 1 },
		{ "EnableRssErrCheck", 17, 1 },
		{ "DisableNewPshFlag", 16, 1 },
		{ "EnableRddpRcvAdvClr", 15, 1 },
		{ "EnableFinDdpOff", 14, 1 },
		{ "EnableArpMiss", 13, 1 },
		{ "EnableRstPaws", 12, 1 },
		{ "EnableIPv6RSS", 11, 1 },
		{ "EnableNonOfdHybRss", 10, 1 },
		{ "EnableUDP4TupRss", 9, 1 },
		{ "EnableRxPktTmstpRss", 8, 1 },
		{ "EnableEPCMDAFull", 7, 1 },
		{ "EnableCPCMDAFull", 6, 1 },
		{ "EnableEHdrAFull", 5, 1 },
		{ "EnableCHdrAFull", 4, 1 },
		{ "EnableEMacAFull", 3, 1 },
		{ "EnableNonOfdTidRss", 2, 1 },
		{ "EnableNonOfdTcbRss", 1, 1 },
		{ "EnableTnlOfdClosed", 0, 1 },
	{ "TP_TCP_BACKOFF_REG0", 0x7d50, 0 },
		{ "TimerBackoffIndex3", 24, 8 },
		{ "TimerBackoffIndex2", 16, 8 },
		{ "TimerBackoffIndex1", 8, 8 },
		{ "TimerBackoffIndex0", 0, 8 },
	{ "TP_TCP_BACKOFF_REG1", 0x7d54, 0 },
		{ "TimerBackoffIndex7", 24, 8 },
		{ "TimerBackoffIndex6", 16, 8 },
		{ "TimerBackoffIndex5", 8, 8 },
		{ "TimerBackoffIndex4", 0, 8 },
	{ "TP_TCP_BACKOFF_REG2", 0x7d58, 0 },
		{ "TimerBackoffIndex11", 24, 8 },
		{ "TimerBackoffIndex10", 16, 8 },
		{ "TimerBackoffIndex9", 8, 8 },
		{ "TimerBackoffIndex8", 0, 8 },
	{ "TP_TCP_BACKOFF_REG3", 0x7d5c, 0 },
		{ "TimerBackoffIndex15", 24, 8 },
		{ "TimerBackoffIndex14", 16, 8 },
		{ "TimerBackoffIndex13", 8, 8 },
		{ "TimerBackoffIndex12", 0, 8 },
	{ "TP_PARA_REG0", 0x7d60, 0 },
		{ "LimTxThresh", 28, 4 },
		{ "InitCwndIdle", 27, 1 },
		{ "InitCwnd", 24, 3 },
		{ "DupAckThresh", 20, 4 },
		{ "ChnErrEnable", 14, 1 },
		{ "SetTimeEnable", 13, 1 },
		{ "CplErrEnable", 12, 1 },
		{ "FastTnlCnt", 11, 1 },
		{ "FastTblCnt", 10, 1 },
		{ "TpTcamKey", 9, 1 },
		{ "SwsMode", 8, 1 },
		{ "TsmpMode", 6, 2 },
		{ "ByteCountLimit", 4, 2 },
		{ "SwsShove", 3, 1 },
		{ "TblTimer", 2, 1 },
		{ "RxtPace", 1, 1 },
		{ "SwsTimer", 0, 1 },
	{ "TP_PARA_REG1", 0x7d64, 0 },
		{ "InitRwnd", 16, 16 },
		{ "InitialSSThresh", 0, 16 },
	{ "TP_PARA_REG2", 0x7d68, 0 },
		{ "MaxRxData", 16, 16 },
		{ "RxCoalesceSize", 0, 16 },
	{ "TP_PARA_REG3", 0x7d6c, 0 },
		{ "EnableTnlCngLpbk", 31, 1 },
		{ "EnableTnlCngFifo", 30, 1 },
		{ "EnableTnlCngHdr", 29, 1 },
		{ "EnableTnlCngSge", 28, 1 },
		{ "RxMacCheck", 27, 1 },
		{ "RxSynFilter", 26, 1 },
		{ "CngCtrlECN", 25, 1 },
		{ "RxDdpOffInit", 24, 1 },
		{ "TunnelCngDrop3", 23, 1 },
		{ "TunnelCngDrop2", 22, 1 },
		{ "TunnelCngDrop1", 21, 1 },
		{ "TunnelCngDrop0", 20, 1 },
		{ "TxDataAckIdx", 16, 4 },
		{ "RxFragEnable", 12, 3 },
		{ "TxPaceFixedStrict", 11, 1 },
		{ "TxPaceAutoStrict", 10, 1 },
		{ "TxPaceFixed", 9, 1 },
		{ "TxPaceAuto", 8, 1 },
		{ "RxChnTunnel", 7, 1 },
		{ "RxUrgTunnel", 6, 1 },
		{ "RxUrgMode", 5, 1 },
		{ "TxUrgMode", 4, 1 },
		{ "CngCtrlMode", 2, 2 },
		{ "RxCoalesceEnable", 1, 1 },
		{ "RxCoalescePshEn", 0, 1 },
	{ "TP_PARA_REG4", 0x7d70, 0 },
		{ "IdleCwndHighSpeed", 28, 1 },
		{ "RxmtCwndHighSpeed", 27, 1 },
		{ "OverdriveHighSpeed", 25, 2 },
		{ "ByteCountHighSpeed", 24, 1 },
		{ "IdleCwndNewReno", 20, 1 },
		{ "RxmtCwndNewReno", 19, 1 },
		{ "OverdriveNewReno", 17, 2 },
		{ "ByteCountNewReno", 16, 1 },
		{ "IdleCwndTahoe", 12, 1 },
		{ "RxmtCwndTahoe", 11, 1 },
		{ "OverdriveTahoe", 9, 2 },
		{ "ByteCountTahoe", 8, 1 },
		{ "IdleCwndReno", 4, 1 },
		{ "RxmtCwndReno", 3, 1 },
		{ "OverdriveReno", 1, 2 },
		{ "ByteCountReno", 0, 1 },
	{ "TP_PARA_REG5", 0x7d74, 0 },
		{ "IndicateSize", 16, 16 },
		{ "MaxProxySize", 12, 4 },
		{ "EnableReadPdu", 11, 1 },
		{ "EnableReadAhead", 10, 1 },
		{ "EmptyRqEnable", 9, 1 },
		{ "SchdEnable", 8, 1 },
		{ "EnableXoffPdu", 7, 1 },
		{ "EnableNewFar", 6, 1 },
		{ "EnableFragCheck", 5, 1 },
		{ "RearmDdpOffset", 4, 1 },
		{ "ResetDdpOffset", 3, 1 },
		{ "OnFlyDDPEnable", 2, 1 },
		{ "DackTimerSpin", 1, 1 },
		{ "PushTimerEnable", 0, 1 },
	{ "TP_PARA_REG6", 0x7d78, 0 },
		{ "TxPDUSizeAdj", 24, 8 },
		{ "DisablePDUAck", 20, 1 },
		{ "EnableCSav", 19, 1 },
		{ "EnableDeferPDU", 18, 1 },
		{ "EnableFlush", 17, 1 },
		{ "EnableBytePersist", 16, 1 },
		{ "DisableTmoCng", 15, 1 },
		{ "EnableReadAhead", 14, 1 },
		{ "AllowExeption", 13, 1 },
		{ "EnableDeferACK", 12, 1 },
		{ "EnableESnd", 11, 1 },
		{ "EnableCSnd", 10, 1 },
		{ "EnablePDUE", 9, 1 },
		{ "EnablePDUC", 8, 1 },
		{ "EnableBUFI", 7, 1 },
		{ "EnableBUFE", 6, 1 },
		{ "EnableDefer", 5, 1 },
		{ "EnableClearRxmtOos", 4, 1 },
		{ "DisablePDUCng", 3, 1 },
		{ "DisablePDUTimeout", 2, 1 },
		{ "DisablePDURxmt", 1, 1 },
		{ "DisablePDUxmt", 0, 1 },
	{ "TP_PARA_REG7", 0x7d7c, 0 },
		{ "PMMaxXferLen1", 16, 16 },
		{ "PMMaxXferLen0", 0, 16 },
	{ "TP_ENG_CONFIG", 0x7d80, 0 },
		{ "TableLatencyDone", 28, 4 },
		{ "TableLatencyStart", 24, 4 },
		{ "EngineLatencyDelta", 16, 4 },
		{ "EngineLatencyMmgr", 12, 4 },
		{ "EngineLatencyWireIp6", 8, 4 },
		{ "EngineLatencyWire", 4, 4 },
		{ "EngineLatencyBase", 0, 4 },
	{ "TP_ERR_CONFIG", 0x7d8c, 0 },
		{ "TnlErrorFPMA", 31, 1 },
		{ "TnlErrorPing", 30, 1 },
		{ "TnlErrorCsum", 29, 1 },
		{ "TnlErrorCsumIP", 28, 1 },
		{ "TnlErrorTcpOpt", 25, 1 },
		{ "TnlErrorPktLen", 24, 1 },
		{ "TnlErrorTcpHdrLen", 23, 1 },
		{ "TnlErrorIpHdrLen", 22, 1 },
		{ "TnlErrorEthHdrLen", 21, 1 },
		{ "TnlErrorAttack", 20, 1 },
		{ "TnlErrorFrag", 19, 1 },
		{ "TnlErrorIpVer", 18, 1 },
		{ "TnlErrorMac", 17, 1 },
		{ "TnlErrorAny", 16, 1 },
		{ "DropErrorFPMA", 15, 1 },
		{ "DropErrorPing", 14, 1 },
		{ "DropErrorCsum", 13, 1 },
		{ "DropErrorCsumIP", 12, 1 },
		{ "DropErrorTcpOpt", 9, 1 },
		{ "DropErrorPktLen", 8, 1 },
		{ "DropErrorTcpHdrLen", 7, 1 },
		{ "DropErrorIpHdrLen", 6, 1 },
		{ "DropErrorEthHdrLen", 5, 1 },
		{ "DropErrorAttack", 4, 1 },
		{ "DropErrorFrag", 3, 1 },
		{ "DropErrorIpVer", 2, 1 },
		{ "DropErrorMac", 1, 1 },
		{ "DropErrorAny", 0, 1 },
	{ "TP_TIMER_RESOLUTION", 0x7d90, 0 },
		{ "TimerResolution", 16, 8 },
		{ "TimestampResolution", 8, 8 },
		{ "DelayedACKResolution", 0, 8 },
	{ "TP_MSL", 0x7d94, 0 },
	{ "TP_RXT_MIN", 0x7d98, 0 },
	{ "TP_RXT_MAX", 0x7d9c, 0 },
	{ "TP_PERS_MIN", 0x7da0, 0 },
	{ "TP_PERS_MAX", 0x7da4, 0 },
	{ "TP_KEEP_IDLE", 0x7da8, 0 },
	{ "TP_KEEP_INTVL", 0x7dac, 0 },
	{ "TP_INIT_SRTT", 0x7db0, 0 },
		{ "MaxRtt", 16, 16 },
		{ "InitSrtt", 0, 16 },
	{ "TP_DACK_TIMER", 0x7db4, 0 },
	{ "TP_FINWAIT2_TIMER", 0x7db8, 0 },
	{ "TP_FAST_FINWAIT2_TIMER", 0x7dbc, 0 },
	{ "TP_SHIFT_CNT", 0x7dc0, 0 },
		{ "SynShiftMax", 24, 8 },
		{ "RxtShiftMaxR1", 20, 4 },
		{ "RxtShiftMaxR2", 16, 4 },
		{ "PerShiftBackoffMax", 12, 4 },
		{ "PerShiftMax", 8, 4 },
		{ "KeepaliveMaxR1", 4, 4 },
		{ "KeepaliveMaxR2", 0, 4 },
	{ "TP_TM_CONFIG", 0x7dc4, 0 },
	{ "TP_TIME_LO", 0x7dc8, 0 },
	{ "TP_TIME_HI", 0x7dcc, 0 },
	{ "TP_PORT_MTU_0", 0x7dd0, 0 },
		{ "Port1MTUValue", 16, 16 },
		{ "Port0MTUValue", 0, 16 },
	{ "TP_PORT_MTU_1", 0x7dd4, 0 },
		{ "Port3MTUValue", 16, 16 },
		{ "Port2MTUValue", 0, 16 },
	{ "TP_PACE_TABLE", 0x7dd8, 0 },
	{ "TP_CCTRL_TABLE", 0x7ddc, 0 },
		{ "RowIndex", 16, 16 },
		{ "RowValue", 0, 16 },
	{ "TP_MTU_TABLE", 0x7de4, 0 },
		{ "MTUIndex", 24, 8 },
		{ "MTUWidth", 16, 4 },
		{ "MTUValue", 0, 14 },
	{ "TP_ULP_TABLE", 0x7de8, 0 },
		{ "ULPType7Field", 28, 4 },
		{ "ULPType6Field", 24, 4 },
		{ "ULPType5Field", 20, 4 },
		{ "ULPType4Field", 16, 4 },
		{ "ULPType3Field", 12, 4 },
		{ "ULPType2Field", 8, 4 },
		{ "ULPType1Field", 4, 4 },
		{ "ULPType0Field", 0, 4 },
	{ "TP_RSS_LKP_TABLE", 0x7dec, 0 },
		{ "LkpTblRowVld", 31, 1 },
		{ "LkpTblRowIdx", 20, 10 },
		{ "LkpTblQueue1", 10, 10 },
		{ "LkpTblQueue0", 0, 10 },
	{ "TP_RSS_CONFIG", 0x7df0, 0 },
		{ "TNL4tupEnIpv6", 31, 1 },
		{ "TNL2tupEnIpv6", 30, 1 },
		{ "TNL4tupEnIpv4", 29, 1 },
		{ "TNL2tupEnIpv4", 28, 1 },
		{ "TNLTcpSel", 27, 1 },
		{ "TNLIp6Sel", 26, 1 },
		{ "TNLVrtSel", 25, 1 },
		{ "TNLMapEn", 24, 1 },
		{ "TNLFcoeMode", 23, 1 },
		{ "TNLFcoeEn", 21, 1 },
		{ "HashXor", 20, 1 },
		{ "OFDHashSave", 19, 1 },
		{ "OFDVrtSel", 18, 1 },
		{ "OFDMapEn", 17, 1 },
		{ "OFDLkpEn", 16, 1 },
		{ "SYN4tupEnIpv6", 15, 1 },
		{ "SYN2tupEnIpv6", 14, 1 },
		{ "SYN4tupEnIpv4", 13, 1 },
		{ "SYN2tupEnIpv4", 12, 1 },
		{ "SYNIp6Sel", 11, 1 },
		{ "SYNVrtSel", 10, 1 },
		{ "SYNMapEn", 9, 1 },
		{ "SYNLkpEn", 8, 1 },
		{ "ChannelEnable", 7, 1 },
		{ "PortEnable", 6, 1 },
		{ "TNLAllLookup", 5, 1 },
		{ "VirtEnable", 4, 1 },
		{ "CongestionEnable", 3, 1 },
		{ "HashToeplitz", 2, 1 },
		{ "UdpEnable", 1, 1 },
		{ "Disable", 0, 1 },
	{ "TP_RSS_CONFIG_TNL", 0x7df4, 0 },
		{ "MaskSize", 28, 4 },
		{ "MaskFilter", 16, 11 },
		{ "UseWireCh", 0, 1 },
	{ "TP_RSS_CONFIG_OFD", 0x7df8, 0 },
		{ "MaskSize", 28, 4 },
		{ "RRCPLMapEn", 20, 1 },
		{ "RRCPLQueWidth", 16, 4 },
		{ "FrmwrQueMask", 12, 4 },
	{ "TP_RSS_CONFIG_SYN", 0x7dfc, 0 },
		{ "MaskSize", 28, 4 },
		{ "UseWireCh", 0, 1 },
	{ "TP_RSS_CONFIG_VRT", 0x7e00, 0 },
		{ "VfRdRg", 25, 1 },
		{ "VfRdEn", 24, 1 },
		{ "VfPerrEn", 23, 1 },
		{ "KeyPerrEn", 22, 1 },
		{ "VfVlanEn", 21, 1 },
		{ "VfFwEn", 20, 1 },
		{ "HashDelay", 16, 4 },
		{ "VfWrAddr", 8, 7 },
		{ "KeyMode", 6, 2 },
		{ "VfWrEn", 5, 1 },
		{ "KeyWrEn", 4, 1 },
		{ "KeyWrAddr", 0, 4 },
	{ "TP_RSS_CONFIG_CNG", 0x7e04, 0 },
		{ "ChnCount3", 31, 1 },
		{ "ChnCount2", 30, 1 },
		{ "ChnCount1", 29, 1 },
		{ "ChnCount0", 28, 1 },
		{ "ChnUndFlow3", 27, 1 },
		{ "ChnUndFlow2", 26, 1 },
		{ "ChnUndFlow1", 25, 1 },
		{ "ChnUndFlow0", 24, 1 },
		{ "ChnOvrFlow3", 23, 1 },
		{ "ChnOvrFlow2", 22, 1 },
		{ "ChnOvrFlow1", 21, 1 },
		{ "ChnOvrFlow0", 20, 1 },
		{ "RstChn3", 19, 1 },
		{ "RstChn2", 18, 1 },
		{ "RstChn1", 17, 1 },
		{ "RstChn0", 16, 1 },
		{ "UpdVld", 15, 1 },
		{ "Xoff", 14, 1 },
		{ "UpdChn3", 13, 1 },
		{ "UpdChn2", 12, 1 },
		{ "UpdChn1", 11, 1 },
		{ "UpdChn0", 10, 1 },
		{ "Queue", 0, 10 },
	{ "TP_LA_TABLE_0", 0x7e10, 0 },
		{ "VirtPort1Table", 16, 16 },
		{ "VirtPort0Table", 0, 16 },
	{ "TP_LA_TABLE_1", 0x7e14, 0 },
		{ "VirtPort3Table", 16, 16 },
		{ "VirtPort2Table", 0, 16 },
	{ "TP_TM_PIO_ADDR", 0x7e18, 0 },
	{ "TP_TM_PIO_DATA", 0x7e1c, 0 },
	{ "TP_MOD_CONFIG", 0x7e24, 0 },
		{ "RxChannelWeight1", 24, 8 },
		{ "RXChannelWeight0", 16, 8 },
		{ "TimerMode", 8, 8 },
		{ "TxChannelXoffEn", 0, 4 },
	{ "TP_TX_MOD_QUEUE_REQ_MAP", 0x7e28, 0 },
		{ "RX_MOD_WEIGHT", 24, 8 },
		{ "TX_MOD_WEIGHT", 16, 8 },
		{ "TX_MOD_QUEUE_REQ_MAP", 0, 16 },
	{ "TP_TX_MOD_QUEUE_WEIGHT1", 0x7e2c, 0 },
		{ "TP_TX_MOD_QUEUE_WEIGHT7", 24, 8 },
		{ "TP_TX_MOD_QUEUE_WEIGHT6", 16, 8 },
		{ "TP_TX_MOD_QUEUE_WEIGHT5", 8, 8 },
		{ "TP_TX_MOD_QUEUE_WEIGHT4", 0, 8 },
	{ "TP_TX_MOD_QUEUE_WEIGHT0", 0x7e30, 0 },
		{ "TP_TX_MOD_QUEUE_WEIGHT3", 24, 8 },
		{ "TP_TX_MOD_QUEUE_WEIGHT2", 16, 8 },
		{ "TP_TX_MOD_QUEUE_WEIGHT1", 8, 8 },
		{ "TP_TX_MOD_QUEUE_WEIGHT0", 0, 8 },
	{ "TP_TX_MOD_CHANNEL_WEIGHT", 0x7e34, 0 },
		{ "CH3", 24, 8 },
		{ "CH2", 16, 8 },
		{ "CH1", 8, 8 },
		{ "CH0", 0, 8 },
	{ "TP_MOD_RATE_LIMIT", 0x7e38, 0 },
		{ "RX_MOD_RATE_LIMIT_INC", 24, 8 },
		{ "RX_MOD_RATE_LIMIT_TICK", 16, 8 },
		{ "TX_MOD_RATE_LIMIT_INC", 8, 8 },
		{ "TX_MOD_RATE_LIMIT_TICK", 0, 8 },
	{ "TP_PIO_ADDR", 0x7e40, 0 },
	{ "TP_PIO_DATA", 0x7e44, 0 },
	{ "TP_RESET", 0x7e4c, 0 },
		{ "FlstInitEnable", 1, 1 },
		{ "TPReset", 0, 1 },
	{ "TP_MIB_INDEX", 0x7e50, 0 },
	{ "TP_MIB_DATA", 0x7e54, 0 },
	{ "TP_SYNC_TIME_HI", 0x7e58, 0 },
	{ "TP_SYNC_TIME_LO", 0x7e5c, 0 },
	{ "TP_CMM_MM_RX_FLST_BASE", 0x7e60, 0 },
	{ "TP_CMM_MM_TX_FLST_BASE", 0x7e64, 0 },
	{ "TP_CMM_MM_PS_FLST_BASE", 0x7e68, 0 },
	{ "TP_CMM_MM_MAX_PSTRUCT", 0x7e6c, 0 },
	{ "TP_INT_ENABLE", 0x7e70, 0 },
		{ "FlmTxFlstEmpty", 30, 1 },
		{ "RssLkpPerr", 29, 1 },
		{ "FlmPerrSet", 28, 1 },
		{ "ProtocolSramPerr", 27, 1 },
		{ "ArpLutPerr", 26, 1 },
		{ "CmRcfOpPerr", 25, 1 },
		{ "CmCachePerr", 24, 1 },
		{ "CmRcfDataPerr", 23, 1 },
		{ "DbL2tLutPerr", 22, 1 },
		{ "DbTxTidPerr", 21, 1 },
		{ "DbExtPerr", 20, 1 },
		{ "DbOpPerr", 19, 1 },
		{ "TmCachePerr", 18, 1 },
		{ "ETpOutCplFifoPerr", 17, 1 },
		{ "ETpOutTcpFifoPerr", 16, 1 },
		{ "ETpOutIpFifoPerr", 15, 1 },
		{ "ETpOutEthFifoPerr", 14, 1 },
		{ "ETpInCplFifoPerr", 13, 1 },
		{ "ETpInTcpOptFifoPerr", 12, 1 },
		{ "ETpInTcpFifoPerr", 11, 1 },
		{ "ETpInIpFifoPerr", 10, 1 },
		{ "ETpInEthFifoPerr", 9, 1 },
		{ "CTpOutCplFifoPerr", 8, 1 },
		{ "CTpOutPldFifoPerr", 7, 1 },
		{ "CTpOutIpFifoPerr", 6, 1 },
		{ "CTpOutEthFifoPerr", 5, 1 },
		{ "CTpInCplFifoPerr", 4, 1 },
		{ "CTpInTcpOpFifoPerr", 3, 1 },
		{ "PduFbkFifoPerr", 2, 1 },
		{ "CmOpExtFifoPerr", 1, 1 },
		{ "DelInvFifoPerr", 0, 1 },
	{ "TP_INT_CAUSE", 0x7e74, 0 },
		{ "FlmTxFlstEmpty", 30, 1 },
		{ "RssLkpPerr", 29, 1 },
		{ "FlmPerrSet", 28, 1 },
		{ "ProtocolSramPerr", 27, 1 },
		{ "ArpLutPerr", 26, 1 },
		{ "CmRcfOpPerr", 25, 1 },
		{ "CmCachePerr", 24, 1 },
		{ "CmRcfDataPerr", 23, 1 },
		{ "DbL2tLutPerr", 22, 1 },
		{ "DbTxTidPerr", 21, 1 },
		{ "DbExtPerr", 20, 1 },
		{ "DbOpPerr", 19, 1 },
		{ "TmCachePerr", 18, 1 },
		{ "ETpOutCplFifoPerr", 17, 1 },
		{ "ETpOutTcpFifoPerr", 16, 1 },
		{ "ETpOutIpFifoPerr", 15, 1 },
		{ "ETpOutEthFifoPerr", 14, 1 },
		{ "ETpInCplFifoPerr", 13, 1 },
		{ "ETpInTcpOptFifoPerr", 12, 1 },
		{ "ETpInTcpFifoPerr", 11, 1 },
		{ "ETpInIpFifoPerr", 10, 1 },
		{ "ETpInEthFifoPerr", 9, 1 },
		{ "CTpOutCplFifoPerr", 8, 1 },
		{ "CTpOutPldFifoPerr", 7, 1 },
		{ "CTpOutIpFifoPerr", 6, 1 },
		{ "CTpOutEthFifoPerr", 5, 1 },
		{ "CTpInCplFifoPerr", 4, 1 },
		{ "CTpInTcpOpFifoPerr", 3, 1 },
		{ "PduFbkFifoPerr", 2, 1 },
		{ "CmOpExtFifoPerr", 1, 1 },
		{ "DelInvFifoPerr", 0, 1 },
	{ "TP_PER_ENABLE", 0x7e78, 0 },
		{ "FlmTxFlstEmpty", 30, 1 },
		{ "RssLkpPerr", 29, 1 },
		{ "FlmPerrSet", 28, 1 },
		{ "ProtocolSramPerr", 27, 1 },
		{ "ArpLutPerr", 26, 1 },
		{ "CmRcfOpPerr", 25, 1 },
		{ "CmCachePerr", 24, 1 },
		{ "CmRcfDataPerr", 23, 1 },
		{ "DbL2tLutPerr", 22, 1 },
		{ "DbTxTidPerr", 21, 1 },
		{ "DbExtPerr", 20, 1 },
		{ "DbOpPerr", 19, 1 },
		{ "TmCachePerr", 18, 1 },
		{ "ETpOutCplFifoPerr", 17, 1 },
		{ "ETpOutTcpFifoPerr", 16, 1 },
		{ "ETpOutIpFifoPerr", 15, 1 },
		{ "ETpOutEthFifoPerr", 14, 1 },
		{ "ETpInCplFifoPerr", 13, 1 },
		{ "ETpInTcpOptFifoPerr", 12, 1 },
		{ "ETpInTcpFifoPerr", 11, 1 },
		{ "ETpInIpFifoPerr", 10, 1 },
		{ "ETpInEthFifoPerr", 9, 1 },
		{ "CTpOutCplFifoPerr", 8, 1 },
		{ "CTpOutPldFifoPerr", 7, 1 },
		{ "CTpOutIpFifoPerr", 6, 1 },
		{ "CTpOutEthFifoPerr", 5, 1 },
		{ "CTpInCplFifoPerr", 4, 1 },
		{ "CTpInTcpOpFifoPerr", 3, 1 },
		{ "PduFbkFifoPerr", 2, 1 },
		{ "CmOpExtFifoPerr", 1, 1 },
		{ "DelInvFifoPerr", 0, 1 },
	{ "TP_FLM_FREE_PS_CNT", 0x7e80, 0 },
	{ "TP_FLM_FREE_RX_CNT", 0x7e84, 0 },
		{ "FreeRxPageChn", 28, 1 },
		{ "FreeRxPageCount", 0, 21 },
	{ "TP_FLM_FREE_TX_CNT", 0x7e88, 0 },
		{ "FreeTxPageChn", 28, 2 },
		{ "FreeTxPageCount", 0, 21 },
	{ "TP_TM_HEAP_PUSH_CNT", 0x7e8c, 0 },
	{ "TP_TM_HEAP_POP_CNT", 0x7e90, 0 },
	{ "TP_TM_DACK_PUSH_CNT", 0x7e94, 0 },
	{ "TP_TM_DACK_POP_CNT", 0x7e98, 0 },
	{ "TP_TM_MOD_PUSH_CNT", 0x7e9c, 0 },
	{ "TP_MOD_POP_CNT", 0x7ea0, 0 },
	{ "TP_TIMER_SEPARATOR", 0x7ea4, 0 },
		{ "TimerSeparator", 16, 16 },
		{ "DisableTimeFreeze", 0, 1 },
	{ "TP_STAMP_TIME", 0x7ea8, 0 },
	{ "TP_DEBUG_FLAGS", 0x7eac, 0 },
		{ "RxTimerCompBuffer", 27, 1 },
		{ "RxTimerDackFirst", 26, 1 },
		{ "RxTimerDack", 25, 1 },
		{ "RxTimerHeartbeat", 24, 1 },
		{ "RxPawsDrop", 23, 1 },
		{ "RxUrgDataDrop", 22, 1 },
		{ "RxFutureData", 21, 1 },
		{ "RxRcvRxmData", 20, 1 },
		{ "RxRcvOooDataFin", 19, 1 },
		{ "RxRcvOooData", 18, 1 },
		{ "RxRcvWndZero", 17, 1 },
		{ "RxRcvWndLtMss", 16, 1 },
		{ "TxDfrFast", 13, 1 },
		{ "TxRxmMisc", 12, 1 },
		{ "TxDupAckInc", 11, 1 },
		{ "TxRxmUrg", 10, 1 },
		{ "TxRxmFin", 9, 1 },
		{ "TxRxmSyn", 8, 1 },
		{ "TxRxmNewReno", 7, 1 },
		{ "TxRxmFast", 6, 1 },
		{ "TxRxmTimer", 5, 1 },
		{ "TxRxmTimerKeepalive", 4, 1 },
		{ "TxRxmTimerPersist", 3, 1 },
		{ "TxRcvAdvShrunk", 2, 1 },
		{ "TxRcvAdvZero", 1, 1 },
		{ "TxRcvAdvLtMss", 0, 1 },
	{ "TP_RX_SCHED", 0x7eb0, 0 },
		{ "CommitReset1", 31, 1 },
		{ "CommitReset0", 30, 1 },
		{ "ForceCong1", 29, 1 },
		{ "ForceCong0", 28, 1 },
		{ "EnableLpbkFull1", 26, 2 },
		{ "EnableLpbkFull0", 24, 2 },
		{ "EnableFifoFull1", 22, 2 },
		{ "EnablePcmdFull1", 20, 2 },
		{ "EnableHdrFull1", 18, 2 },
		{ "EnableFifoFull0", 16, 2 },
		{ "EnablePcmdFull0", 14, 2 },
		{ "EnableHdrFull0", 12, 2 },
	{ "TP_TX_SCHED", 0x7eb4, 0 },
		{ "CommitReset3", 31, 1 },
		{ "CommitReset2", 30, 1 },
		{ "CommitReset1", 29, 1 },
		{ "CommitReset0", 28, 1 },
		{ "ForceCong3", 27, 1 },
		{ "ForceCong2", 26, 1 },
		{ "ForceCong1", 25, 1 },
		{ "ForceCong0", 24, 1 },
		{ "CommitLimit3", 18, 6 },
		{ "CommitLimit2", 12, 6 },
		{ "CommitLimit1", 6, 6 },
		{ "CommitLimit0", 0, 6 },
	{ "TP_FX_SCHED", 0x7eb8, 0 },
		{ "TxChnXoff3", 19, 1 },
		{ "TxChnXoff2", 18, 1 },
		{ "TxChnXoff1", 17, 1 },
		{ "TxChnXoff0", 16, 1 },
		{ "TxModXoff7", 15, 1 },
		{ "TxModXoff6", 14, 1 },
		{ "TxModXoff5", 13, 1 },
		{ "TxModXoff4", 12, 1 },
		{ "TxModXoff3", 11, 1 },
		{ "TxModXoff2", 10, 1 },
		{ "TxModXoff1", 9, 1 },
		{ "TxModXoff0", 8, 1 },
		{ "RxChnXoff3", 7, 1 },
		{ "RxChnXoff2", 6, 1 },
		{ "RxChnXoff1", 5, 1 },
		{ "RxChnXoff0", 4, 1 },
		{ "RxModXoff1", 1, 1 },
		{ "RxModXoff0", 0, 1 },
	{ "TP_TX_ORATE", 0x7ebc, 0 },
		{ "OfdRate3", 24, 8 },
		{ "OfdRate2", 16, 8 },
		{ "OfdRate1", 8, 8 },
		{ "OfdRate0", 0, 8 },
	{ "TP_IX_SCHED0", 0x7ec0, 0 },
	{ "TP_IX_SCHED1", 0x7ec4, 0 },
	{ "TP_IX_SCHED2", 0x7ec8, 0 },
	{ "TP_IX_SCHED3", 0x7ecc, 0 },
	{ "TP_TX_TRATE", 0x7ed0, 0 },
		{ "TnlRate3", 24, 8 },
		{ "TnlRate2", 16, 8 },
		{ "TnlRate1", 8, 8 },
		{ "TnlRate0", 0, 8 },
	{ "TP_DBG_LA_CONFIG", 0x7ed4, 0 },
		{ "DbgLaOpcEnable", 24, 8 },
		{ "DbgLaWhlf", 23, 1 },
		{ "DbgLaWptr", 16, 7 },
		{ "DbgLaMode", 14, 2 },
		{ "DbgLaFatalFreeze", 13, 1 },
		{ "DbgLaEnable", 12, 1 },
		{ "DbgLaRptr", 0, 7 },
	{ "TP_DBG_LA_DATAL", 0x7ed8, 0 },
	{ "TP_DBG_LA_DATAH", 0x7edc, 0 },
	{ "TP_PROTOCOL_CNTRL", 0x7ee8, 0 },
		{ "WriteEnable", 31, 1 },
		{ "TcamEnable", 10, 1 },
		{ "BlockSelect", 8, 2 },
		{ "LineAddress", 1, 7 },
		{ "RequestDone", 0, 1 },
	{ "TP_PROTOCOL_DATA0", 0x7eec, 0 },
	{ "TP_PROTOCOL_DATA1", 0x7ef0, 0 },
	{ "TP_PROTOCOL_DATA2", 0x7ef4, 0 },
	{ "TP_PROTOCOL_DATA3", 0x7ef8, 0 },
	{ "TP_PROTOCOL_DATA4", 0x7efc, 0 },
	{ NULL }
};

struct reg_info t5_ulp_tx_regs[] = {
	{ "ULP_TX_CONFIG", 0x8dc0, 0 },
		{ "PHYS_ADDR_RESP_EN", 6, 1 },
		{ "ENDIANESS_CHANGE", 5, 1 },
		{ "ERR_RTAG_EN", 4, 1 },
		{ "TSO_ETHLEN_EN", 3, 1 },
		{ "emsg_more_info", 2, 1 },
		{ "LOSDR", 1, 1 },
		{ "extra_tag_insertion_enable", 0, 1 },
	{ "ULP_TX_PERR_INJECT", 0x8dc4, 0 },
		{ "MemSel", 1, 5 },
		{ "InjectDataErr", 0, 1 },
	{ "ULP_TX_INT_ENABLE", 0x8dc8, 0 },
		{ "Pbl_bound_err_ch3", 31, 1 },
		{ "Pbl_bound_err_ch2", 30, 1 },
		{ "Pbl_bound_err_ch1", 29, 1 },
		{ "Pbl_bound_err_ch0", 28, 1 },
		{ "sge2ulp_fifo_perr_set3", 27, 1 },
		{ "sge2ulp_fifo_perr_set2", 26, 1 },
		{ "sge2ulp_fifo_perr_set1", 25, 1 },
		{ "sge2ulp_fifo_perr_set0", 24, 1 },
		{ "cim2ulp_fifo_perr_set3", 23, 1 },
		{ "cim2ulp_fifo_perr_set2", 22, 1 },
		{ "cim2ulp_fifo_perr_set1", 21, 1 },
		{ "cim2ulp_fifo_perr_set0", 20, 1 },
		{ "CQE_fifo_perr_set3", 19, 1 },
		{ "CQE_fifo_perr_set2", 18, 1 },
		{ "CQE_fifo_perr_set1", 17, 1 },
		{ "CQE_fifo_perr_set0", 16, 1 },
		{ "pbl_fifo_perr_set3", 15, 1 },
		{ "pbl_fifo_perr_set2", 14, 1 },
		{ "pbl_fifo_perr_set1", 13, 1 },
		{ "pbl_fifo_perr_set0", 12, 1 },
		{ "cmd_fifo_perr_set3", 11, 1 },
		{ "cmd_fifo_perr_set2", 10, 1 },
		{ "cmd_fifo_perr_set1", 9, 1 },
		{ "cmd_fifo_perr_set0", 8, 1 },
		{ "lso_hdr_sram_perr_set3", 7, 1 },
		{ "lso_hdr_sram_perr_set2", 6, 1 },
		{ "lso_hdr_sram_perr_set1", 5, 1 },
		{ "lso_hdr_sram_perr_set0", 4, 1 },
	{ "ULP_TX_INT_CAUSE", 0x8dcc, 0 },
		{ "Pbl_bound_err_ch3", 31, 1 },
		{ "Pbl_bound_err_ch2", 30, 1 },
		{ "Pbl_bound_err_ch1", 29, 1 },
		{ "Pbl_bound_err_ch0", 28, 1 },
		{ "sge2ulp_fifo_perr_set3", 27, 1 },
		{ "sge2ulp_fifo_perr_set2", 26, 1 },
		{ "sge2ulp_fifo_perr_set1", 25, 1 },
		{ "sge2ulp_fifo_perr_set0", 24, 1 },
		{ "cim2ulp_fifo_perr_set3", 23, 1 },
		{ "cim2ulp_fifo_perr_set2", 22, 1 },
		{ "cim2ulp_fifo_perr_set1", 21, 1 },
		{ "cim2ulp_fifo_perr_set0", 20, 1 },
		{ "CQE_fifo_perr_set3", 19, 1 },
		{ "CQE_fifo_perr_set2", 18, 1 },
		{ "CQE_fifo_perr_set1", 17, 1 },
		{ "CQE_fifo_perr_set0", 16, 1 },
		{ "pbl_fifo_perr_set3", 15, 1 },
		{ "pbl_fifo_perr_set2", 14, 1 },
		{ "pbl_fifo_perr_set1", 13, 1 },
		{ "pbl_fifo_perr_set0", 12, 1 },
		{ "cmd_fifo_perr_set3", 11, 1 },
		{ "cmd_fifo_perr_set2", 10, 1 },
		{ "cmd_fifo_perr_set1", 9, 1 },
		{ "cmd_fifo_perr_set0", 8, 1 },
		{ "lso_hdr_sram_perr_set3", 7, 1 },
		{ "lso_hdr_sram_perr_set2", 6, 1 },
		{ "lso_hdr_sram_perr_set1", 5, 1 },
		{ "lso_hdr_sram_perr_set0", 4, 1 },
	{ "ULP_TX_PERR_ENABLE", 0x8dd0, 0 },
		{ "sge2ulp_fifo_perr_set3", 27, 1 },
		{ "sge2ulp_fifo_perr_set2", 26, 1 },
		{ "sge2ulp_fifo_perr_set1", 25, 1 },
		{ "sge2ulp_fifo_perr_set0", 24, 1 },
		{ "cim2ulp_fifo_perr_set3", 23, 1 },
		{ "cim2ulp_fifo_perr_set2", 22, 1 },
		{ "cim2ulp_fifo_perr_set1", 21, 1 },
		{ "cim2ulp_fifo_perr_set0", 20, 1 },
		{ "CQE_fifo_perr_set3", 19, 1 },
		{ "CQE_fifo_perr_set2", 18, 1 },
		{ "CQE_fifo_perr_set1", 17, 1 },
		{ "CQE_fifo_perr_set0", 16, 1 },
		{ "pbl_fifo_perr_set3", 15, 1 },
		{ "pbl_fifo_perr_set2", 14, 1 },
		{ "pbl_fifo_perr_set1", 13, 1 },
		{ "pbl_fifo_perr_set0", 12, 1 },
		{ "cmd_fifo_perr_set3", 11, 1 },
		{ "cmd_fifo_perr_set2", 10, 1 },
		{ "cmd_fifo_perr_set1", 9, 1 },
		{ "cmd_fifo_perr_set0", 8, 1 },
		{ "lso_hdr_sram_perr_set3", 7, 1 },
		{ "lso_hdr_sram_perr_set2", 6, 1 },
		{ "lso_hdr_sram_perr_set1", 5, 1 },
		{ "lso_hdr_sram_perr_set0", 4, 1 },
	{ "ULP_TX_TPT_LLIMIT", 0x8dd4, 0 },
	{ "ULP_TX_TPT_ULIMIT", 0x8dd8, 0 },
	{ "ULP_TX_PBL_LLIMIT", 0x8ddc, 0 },
	{ "ULP_TX_PBL_ULIMIT", 0x8de0, 0 },
	{ "ULP_TX_CPL_PACK_SIZE1", 0x8df8, 0 },
		{ "Ch3Size1", 24, 8 },
		{ "Ch2Size1", 16, 8 },
		{ "Ch1Size1", 8, 8 },
		{ "Ch0Size1", 0, 8 },
	{ "ULP_TX_CPL_PACK_SIZE2", 0x8dfc, 0 },
		{ "Ch3Size2", 24, 8 },
		{ "Ch2Size2", 16, 8 },
		{ "Ch1Size2", 8, 8 },
		{ "Ch0Size2", 0, 8 },
	{ "ULP_TX_ERR_MSG2CIM", 0x8e00, 0 },
	{ "ULP_TX_ERR_TABLE_BASE", 0x8e04, 0 },
	{ "ULP_TX_ERR_CNT_CH0", 0x8e10, 0 },
	{ "ULP_TX_ERR_CNT_CH1", 0x8e14, 0 },
	{ "ULP_TX_ERR_CNT_CH2", 0x8e18, 0 },
	{ "ULP_TX_ERR_CNT_CH3", 0x8e1c, 0 },
	{ "ULP_TX_FC_SOF", 0x8e20, 0 },
		{ "SOF_FS3", 24, 8 },
		{ "SOF_FS2", 16, 8 },
		{ "SOF_3", 8, 8 },
		{ "SOF_2", 0, 8 },
	{ "ULP_TX_FC_EOF", 0x8e24, 0 },
		{ "EOF_LS3", 24, 8 },
		{ "EOF_LS2", 16, 8 },
		{ "EOF_3", 8, 8 },
		{ "EOF_2", 0, 8 },
	{ "ULP_TX_CGEN_GLOBAL", 0x8e28, 0 },
	{ "ULP_TX_CGEN", 0x8e2c, 0 },
		{ "ULP_TX_CGEN_Storage", 8, 4 },
		{ "ULP_TX_CGEN_RDMA", 4, 4 },
		{ "ULP_TX_CGEN_Channel", 0, 4 },
	{ "ULP_TX_MEM_CFG", 0x8e30, 0 },
	{ "ULP_TX_PERR_INJECT_2", 0x8e34, 0 },
		{ "MemSel", 1, 3 },
		{ "InjectDataErr", 0, 1 },
	{ "ULP_TX_INT_ENABLE_2", 0x8e7c, 0 },
		{ "smarbt2ulp_data_perr_set", 12, 1 },
		{ "ulp2tp_data_perr_set", 11, 1 },
		{ "ma2ulp_data_perr_set", 10, 1 },
		{ "sge2ulp_data_perr_set", 9, 1 },
		{ "cim2ulp_data_perr_set", 8, 1 },
		{ "fso_hdr_sram_perr_set3", 7, 1 },
		{ "fso_hdr_sram_perr_set2", 6, 1 },
		{ "fso_hdr_sram_perr_set1", 5, 1 },
		{ "fso_hdr_sram_perr_set0", 4, 1 },
		{ "t10_pi_sram_perr_set3", 3, 1 },
		{ "t10_pi_sram_perr_set2", 2, 1 },
		{ "t10_pi_sram_perr_set1", 1, 1 },
		{ "t10_pi_sram_perr_set0", 0, 1 },
	{ "ULP_TX_INT_CAUSE_2", 0x8e80, 0 },
		{ "smarbt2ulp_data_perr_set", 12, 1 },
		{ "ulp2tp_data_perr_set", 11, 1 },
		{ "ma2ulp_data_perr_set", 10, 1 },
		{ "sge2ulp_data_perr_set", 9, 1 },
		{ "cim2ulp_data_perr_set", 8, 1 },
		{ "fso_hdr_sram_perr_set3", 7, 1 },
		{ "fso_hdr_sram_perr_set2", 6, 1 },
		{ "fso_hdr_sram_perr_set1", 5, 1 },
		{ "fso_hdr_sram_perr_set0", 4, 1 },
		{ "t10_pi_sram_perr_set3", 3, 1 },
		{ "t10_pi_sram_perr_set2", 2, 1 },
		{ "t10_pi_sram_perr_set1", 1, 1 },
		{ "t10_pi_sram_perr_set0", 0, 1 },
	{ "ULP_TX_PERR_ENABLE_2", 0x8e84, 0 },
		{ "smarbt2ulp_data_perr_set", 12, 1 },
		{ "ulp2tp_data_perr_set", 11, 1 },
		{ "ma2ulp_data_perr_set", 10, 1 },
		{ "sge2ulp_data_perr_set", 9, 1 },
		{ "cim2ulp_data_perr_set", 8, 1 },
		{ "fso_hdr_sram_perr_set3", 7, 1 },
		{ "fso_hdr_sram_perr_set2", 6, 1 },
		{ "fso_hdr_sram_perr_set1", 5, 1 },
		{ "fso_hdr_sram_perr_set0", 4, 1 },
		{ "t10_pi_sram_perr_set3", 3, 1 },
		{ "t10_pi_sram_perr_set2", 2, 1 },
		{ "t10_pi_sram_perr_set1", 1, 1 },
		{ "t10_pi_sram_perr_set0", 0, 1 },
	{ "ULP_TX_SE_CNT_ERR", 0x8ea0, 0 },
		{ "ERR_CH3", 12, 4 },
		{ "ERR_CH2", 8, 4 },
		{ "ERR_CH1", 4, 4 },
		{ "ERR_CH0", 0, 4 },
	{ "ULP_TX_SE_CNT_CLR", 0x8ea4, 0 },
		{ "CLR_DROP", 16, 4 },
		{ "CLR_CH3", 12, 4 },
		{ "CLR_CH2", 8, 4 },
		{ "CLR_CH1", 4, 4 },
		{ "CLR_CH0", 0, 4 },
	{ "ULP_TX_SE_CNT_CH0", 0x8ea8, 0 },
		{ "SOP_CNT_ULP2TP", 28, 4 },
		{ "EOP_CNT_ULP2TP", 24, 4 },
		{ "SOP_CNT_LSO_IN", 20, 4 },
		{ "EOP_CNT_LSO_IN", 16, 4 },
		{ "SOP_CNT_ALG_IN", 12, 4 },
		{ "EOP_CNT_ALG_IN", 8, 4 },
		{ "SOP_CNT_CIM2ULP", 4, 4 },
		{ "EOP_CNT_CIM2ULP", 0, 4 },
	{ "ULP_TX_SE_CNT_CH1", 0x8eac, 0 },
		{ "SOP_CNT_ULP2TP", 28, 4 },
		{ "EOP_CNT_ULP2TP", 24, 4 },
		{ "SOP_CNT_LSO_IN", 20, 4 },
		{ "EOP_CNT_LSO_IN", 16, 4 },
		{ "SOP_CNT_ALG_IN", 12, 4 },
		{ "EOP_CNT_ALG_IN", 8, 4 },
		{ "SOP_CNT_CIM2ULP", 4, 4 },
		{ "EOP_CNT_CIM2ULP", 0, 4 },
	{ "ULP_TX_SE_CNT_CH2", 0x8eb0, 0 },
		{ "SOP_CNT_ULP2TP", 28, 4 },
		{ "EOP_CNT_ULP2TP", 24, 4 },
		{ "SOP_CNT_LSO_IN", 20, 4 },
		{ "EOP_CNT_LSO_IN", 16, 4 },
		{ "SOP_CNT_ALG_IN", 12, 4 },
		{ "EOP_CNT_ALG_IN", 8, 4 },
		{ "SOP_CNT_CIM2ULP", 4, 4 },
		{ "EOP_CNT_CIM2ULP", 0, 4 },
	{ "ULP_TX_SE_CNT_CH3", 0x8eb4, 0 },
		{ "SOP_CNT_ULP2TP", 28, 4 },
		{ "EOP_CNT_ULP2TP", 24, 4 },
		{ "SOP_CNT_LSO_IN", 20, 4 },
		{ "EOP_CNT_LSO_IN", 16, 4 },
		{ "SOP_CNT_ALG_IN", 12, 4 },
		{ "EOP_CNT_ALG_IN", 8, 4 },
		{ "SOP_CNT_CIM2ULP", 4, 4 },
		{ "EOP_CNT_CIM2ULP", 0, 4 },
	{ "ULP_TX_DROP_CNT", 0x8eb8, 0 },
		{ "DROP_CH3", 12, 4 },
		{ "DROP_CH2", 8, 4 },
		{ "DROP_CH1", 4, 4 },
		{ "DROP_CH0", 0, 4 },
	{ "ULP_TX_FPGA_CMD_CTRL", 0x8e38, 0 },
		{ "channel_sel", 12, 2 },
		{ "intf_sel", 4, 4 },
		{ "num_flits", 1, 3 },
		{ "cmd_gen_en", 0, 1 },
	{ "ULP_TX_FPGA_CMD_0", 0x8e3c, 0 },
	{ "ULP_TX_FPGA_CMD_1", 0x8e40, 0 },
	{ "ULP_TX_FPGA_CMD_2", 0x8e44, 0 },
	{ "ULP_TX_FPGA_CMD_3", 0x8e48, 0 },
	{ "ULP_TX_FPGA_CMD_4", 0x8e4c, 0 },
	{ "ULP_TX_FPGA_CMD_5", 0x8e50, 0 },
	{ "ULP_TX_FPGA_CMD_6", 0x8e54, 0 },
	{ "ULP_TX_FPGA_CMD_7", 0x8e58, 0 },
	{ "ULP_TX_FPGA_CMD_8", 0x8e5c, 0 },
	{ "ULP_TX_FPGA_CMD_9", 0x8e60, 0 },
	{ "ULP_TX_FPGA_CMD_10", 0x8e64, 0 },
	{ "ULP_TX_FPGA_CMD_11", 0x8e68, 0 },
	{ "ULP_TX_FPGA_CMD_12", 0x8e6c, 0 },
	{ "ULP_TX_FPGA_CMD_13", 0x8e70, 0 },
	{ "ULP_TX_FPGA_CMD_14", 0x8e74, 0 },
	{ "ULP_TX_FPGA_CMD_15", 0x8e78, 0 },
	{ "ULP_TX_ASIC_DEBUG_CTRL", 0x8f70, 0 },
	{ "ULP_TX_ASIC_DEBUG_0", 0x8f74, 0 },
	{ "ULP_TX_ASIC_DEBUG_1", 0x8f78, 0 },
	{ "ULP_TX_ASIC_DEBUG_2", 0x8f7c, 0 },
	{ "ULP_TX_ASIC_DEBUG_3", 0x8f80, 0 },
	{ "ULP_TX_ASIC_DEBUG_4", 0x8f84, 0 },
	{ "ULP_TX_CSU_REVISION", 0x8ebc, 0 },
	{ "ULP_TX_LA_RDPTR_0", 0x8ec0, 0 },
	{ "ULP_TX_LA_RDDATA_0", 0x8ec4, 0 },
	{ "ULP_TX_LA_WRPTR_0", 0x8ec8, 0 },
	{ "ULP_TX_LA_RESERVED_0", 0x8ecc, 0 },
	{ "ULP_TX_LA_RDPTR_1", 0x8ed0, 0 },
	{ "ULP_TX_LA_RDDATA_1", 0x8ed4, 0 },
	{ "ULP_TX_LA_WRPTR_1", 0x8ed8, 0 },
	{ "ULP_TX_LA_RESERVED_1", 0x8edc, 0 },
	{ "ULP_TX_LA_RDPTR_2", 0x8ee0, 0 },
	{ "ULP_TX_LA_RDDATA_2", 0x8ee4, 0 },
	{ "ULP_TX_LA_WRPTR_2", 0x8ee8, 0 },
	{ "ULP_TX_LA_RESERVED_2", 0x8eec, 0 },
	{ "ULP_TX_LA_RDPTR_3", 0x8ef0, 0 },
	{ "ULP_TX_LA_RDDATA_3", 0x8ef4, 0 },
	{ "ULP_TX_LA_WRPTR_3", 0x8ef8, 0 },
	{ "ULP_TX_LA_RESERVED_3", 0x8efc, 0 },
	{ "ULP_TX_LA_RDPTR_4", 0x8f00, 0 },
	{ "ULP_TX_LA_RDDATA_4", 0x8f04, 0 },
	{ "ULP_TX_LA_WRPTR_4", 0x8f08, 0 },
	{ "ULP_TX_LA_RESERVED_4", 0x8f0c, 0 },
	{ "ULP_TX_LA_RDPTR_5", 0x8f10, 0 },
	{ "ULP_TX_LA_RDDATA_5", 0x8f14, 0 },
	{ "ULP_TX_LA_WRPTR_5", 0x8f18, 0 },
	{ "ULP_TX_LA_RESERVED_5", 0x8f1c, 0 },
	{ "ULP_TX_LA_RDPTR_6", 0x8f20, 0 },
	{ "ULP_TX_LA_RDDATA_6", 0x8f24, 0 },
	{ "ULP_TX_LA_WRPTR_6", 0x8f28, 0 },
	{ "ULP_TX_LA_RESERVED_6", 0x8f2c, 0 },
	{ "ULP_TX_LA_RDPTR_7", 0x8f30, 0 },
	{ "ULP_TX_LA_RDDATA_7", 0x8f34, 0 },
	{ "ULP_TX_LA_WRPTR_7", 0x8f38, 0 },
	{ "ULP_TX_LA_RESERVED_7", 0x8f3c, 0 },
	{ "ULP_TX_LA_RDPTR_8", 0x8f40, 0 },
	{ "ULP_TX_LA_RDDATA_8", 0x8f44, 0 },
	{ "ULP_TX_LA_WRPTR_8", 0x8f48, 0 },
	{ "ULP_TX_LA_RESERVED_8", 0x8f4c, 0 },
	{ "ULP_TX_LA_RDPTR_9", 0x8f50, 0 },
	{ "ULP_TX_LA_RDDATA_9", 0x8f54, 0 },
	{ "ULP_TX_LA_WRPTR_9", 0x8f58, 0 },
	{ "ULP_TX_LA_RESERVED_9", 0x8f5c, 0 },
	{ "ULP_TX_LA_RDPTR_10", 0x8f60, 0 },
	{ "ULP_TX_LA_RDDATA_10", 0x8f64, 0 },
	{ "ULP_TX_LA_WRPTR_10", 0x8f68, 0 },
	{ "ULP_TX_LA_RESERVED_10", 0x8f6c, 0 },
	{ NULL }
};

struct reg_info t5_pm_rx_regs[] = {
	{ "PM_RX_CFG", 0x8fc0, 0 },
		{ "ch1_output", 27, 5 },
		{ "strobe1", 16, 1 },
		{ "ch1_input", 11, 5 },
		{ "ch2_input", 6, 5 },
		{ "ch3_input", 1, 5 },
		{ "strobe0", 0, 1 },
	{ "PM_RX_MODE", 0x8fc4, 0 },
		{ "use_bundle_len", 4, 1 },
		{ "stat_to_ch", 3, 1 },
		{ "stat_from_ch", 1, 2 },
		{ "prefetch_enable", 0, 1 },
	{ "PM_RX_STAT_CONFIG", 0x8fc8, 0 },
	{ "PM_RX_STAT_COUNT", 0x8fcc, 0 },
	{ "PM_RX_DBG_CTRL", 0x8fd0, 0 },
		{ "OspiWrBusy", 21, 2 },
		{ "IspiWrBusy", 17, 4 },
		{ "PMDbgAddr", 0, 17 },
	{ "PM_RX_DBG_DATA", 0x8fd4, 0 },
	{ "PM_RX_INT_ENABLE", 0x8fd8, 0 },
		{ "ospi_overflow1", 28, 1 },
		{ "ospi_overflow0", 27, 1 },
		{ "ma_intf_sdc_err", 26, 1 },
		{ "bundle_len_ParErr", 25, 1 },
		{ "bundle_len_ovfl", 24, 1 },
		{ "sdc_err", 23, 1 },
		{ "zero_e_cmd_error", 22, 1 },
		{ "iespi0_fifo2x_Rx_framing_error", 21, 1 },
		{ "iespi1_fifo2x_Rx_framing_error", 20, 1 },
		{ "iespi2_fifo2x_Rx_framing_error", 19, 1 },
		{ "iespi3_fifo2x_Rx_framing_error", 18, 1 },
		{ "iespi0_Rx_framing_error", 17, 1 },
		{ "iespi1_Rx_framing_error", 16, 1 },
		{ "iespi2_Rx_framing_error", 15, 1 },
		{ "iespi3_Rx_framing_error", 14, 1 },
		{ "iespi0_Tx_framing_error", 13, 1 },
		{ "iespi1_Tx_framing_error", 12, 1 },
		{ "iespi2_Tx_framing_error", 11, 1 },
		{ "iespi3_Tx_framing_error", 10, 1 },
		{ "ocspi0_Rx_framing_error", 9, 1 },
		{ "ocspi1_Rx_framing_error", 8, 1 },
		{ "ocspi0_Tx_framing_error", 7, 1 },
		{ "ocspi1_Tx_framing_error", 6, 1 },
		{ "ocspi0_ofifo2x_Tx_framing_error", 5, 1 },
		{ "ocspi1_ofifo2x_Tx_framing_error", 4, 1 },
		{ "ocspi_par_error", 3, 1 },
		{ "db_options_par_error", 2, 1 },
		{ "iespi_par_error", 1, 1 },
		{ "e_pcmd_par_error", 0, 1 },
	{ "PM_RX_INT_CAUSE", 0x8fdc, 0 },
		{ "ospi_overflow1", 28, 1 },
		{ "ospi_overflow0", 27, 1 },
		{ "ma_intf_sdc_err", 26, 1 },
		{ "bundle_len_ParErr", 25, 1 },
		{ "bundle_len_ovfl", 24, 1 },
		{ "sdc_err", 23, 1 },
		{ "zero_e_cmd_error", 22, 1 },
		{ "iespi0_fifo2x_Rx_framing_error", 21, 1 },
		{ "iespi1_fifo2x_Rx_framing_error", 20, 1 },
		{ "iespi2_fifo2x_Rx_framing_error", 19, 1 },
		{ "iespi3_fifo2x_Rx_framing_error", 18, 1 },
		{ "iespi0_Rx_framing_error", 17, 1 },
		{ "iespi1_Rx_framing_error", 16, 1 },
		{ "iespi2_Rx_framing_error", 15, 1 },
		{ "iespi3_Rx_framing_error", 14, 1 },
		{ "iespi0_Tx_framing_error", 13, 1 },
		{ "iespi1_Tx_framing_error", 12, 1 },
		{ "iespi2_Tx_framing_error", 11, 1 },
		{ "iespi3_Tx_framing_error", 10, 1 },
		{ "ocspi0_Rx_framing_error", 9, 1 },
		{ "ocspi1_Rx_framing_error", 8, 1 },
		{ "ocspi0_Tx_framing_error", 7, 1 },
		{ "ocspi1_Tx_framing_error", 6, 1 },
		{ "ocspi0_ofifo2x_Tx_framing_error", 5, 1 },
		{ "ocspi1_ofifo2x_Tx_framing_error", 4, 1 },
		{ "ocspi_par_error", 3, 1 },
		{ "db_options_par_error", 2, 1 },
		{ "iespi_par_error", 1, 1 },
		{ "e_pcmd_par_error", 0, 1 },
	{ NULL }
};

struct reg_info t5_pm_tx_regs[] = {
	{ "PM_TX_CFG", 0x8fe0, 0 },
		{ "ch1_output", 27, 5 },
		{ "ch2_output", 22, 5 },
		{ "ch3_output", 17, 5 },
		{ "strobe1", 16, 1 },
		{ "ch1_input", 11, 5 },
		{ "ch2_input", 6, 5 },
		{ "ch3_input", 1, 5 },
		{ "strobe0", 0, 1 },
	{ "PM_TX_MODE", 0x8fe4, 0 },
		{ "cong_thresh3", 25, 7 },
		{ "cong_thresh2", 18, 7 },
		{ "cong_thresh1", 11, 7 },
		{ "cong_thresh0", 4, 7 },
		{ "use_bundle_len", 3, 1 },
		{ "stat_channel", 1, 2 },
		{ "prefetch_enable", 0, 1 },
	{ "PM_TX_STAT_CONFIG", 0x8fe8, 0 },
	{ "PM_TX_STAT_COUNT", 0x8fec, 0 },
	{ "PM_TX_DBG_CTRL", 0x8ff0, 0 },
		{ "OspiWrBusy", 21, 4 },
		{ "IspiWrBusy", 17, 4 },
		{ "PMDbgAddr", 0, 17 },
	{ "PM_TX_DBG_DATA", 0x8ff4, 0 },
	{ "PM_TX_INT_ENABLE", 0x8ff8, 0 },
		{ "pcmd_len_ovfl0", 31, 1 },
		{ "pcmd_len_ovfl1", 30, 1 },
		{ "pcmd_len_ovfl2", 29, 1 },
		{ "zero_c_cmd_error", 28, 1 },
		{ "icspi0_fifo2x_Rx_framing_error", 27, 1 },
		{ "icspi1_fifo2x_Rx_framing_error", 26, 1 },
		{ "icspi2_fifo2x_Rx_framing_error", 25, 1 },
		{ "icspi3_fifo2x_Rx_framing_error", 24, 1 },
		{ "icspi0_Rx_framing_error", 23, 1 },
		{ "icspi1_Rx_framing_error", 22, 1 },
		{ "icspi2_Rx_framing_error", 21, 1 },
		{ "icspi3_Rx_framing_error", 20, 1 },
		{ "icspi0_Tx_framing_error", 19, 1 },
		{ "icspi1_Tx_framing_error", 18, 1 },
		{ "icspi2_Tx_framing_error", 17, 1 },
		{ "icspi3_Tx_framing_error", 16, 1 },
		{ "oespi0_Rx_framing_error", 15, 1 },
		{ "oespi1_Rx_framing_error", 14, 1 },
		{ "oespi2_Rx_framing_error", 13, 1 },
		{ "oespi3_Rx_framing_error", 12, 1 },
		{ "oespi0_Tx_framing_error", 11, 1 },
		{ "oespi1_Tx_framing_error", 10, 1 },
		{ "oespi2_Tx_framing_error", 9, 1 },
		{ "oespi3_Tx_framing_error", 8, 1 },
		{ "oespi0_ofifo2x_Tx_framing_error", 7, 1 },
		{ "oespi1_ofifo2x_Tx_framing_error", 6, 1 },
		{ "oespi2_ofifo2x_Tx_framing_error", 5, 1 },
		{ "oespi3_ofifo2x_Tx_framing_error", 4, 1 },
		{ "oespi_par_error", 3, 1 },
		{ "db_options_par_error", 2, 1 },
		{ "icspi_par_error", 1, 1 },
		{ "c_pcmd_par_error", 0, 1 },
	{ "PM_TX_INT_CAUSE", 0x8ffc, 0 },
		{ "pcmd_len_ovfl0", 31, 1 },
		{ "pcmd_len_ovfl1", 30, 1 },
		{ "pcmd_len_ovfl2", 29, 1 },
		{ "zero_c_cmd_error", 28, 1 },
		{ "icspi0_fifo2x_Rx_framing_error", 27, 1 },
		{ "icspi1_fifo2x_Rx_framing_error", 26, 1 },
		{ "icspi2_fifo2x_Rx_framing_error", 25, 1 },
		{ "icspi3_fifo2x_Rx_framing_error", 24, 1 },
		{ "icspi0_Rx_framing_error", 23, 1 },
		{ "icspi1_Rx_framing_error", 22, 1 },
		{ "icspi2_Rx_framing_error", 21, 1 },
		{ "icspi3_Rx_framing_error", 20, 1 },
		{ "icspi0_Tx_framing_error", 19, 1 },
		{ "icspi1_Tx_framing_error", 18, 1 },
		{ "icspi2_Tx_framing_error", 17, 1 },
		{ "icspi3_Tx_framing_error", 16, 1 },
		{ "oespi0_Rx_framing_error", 15, 1 },
		{ "oespi1_Rx_framing_error", 14, 1 },
		{ "oespi2_Rx_framing_error", 13, 1 },
		{ "oespi3_Rx_framing_error", 12, 1 },
		{ "oespi0_Tx_framing_error", 11, 1 },
		{ "oespi1_Tx_framing_error", 10, 1 },
		{ "oespi2_Tx_framing_error", 9, 1 },
		{ "oespi3_Tx_framing_error", 8, 1 },
		{ "oespi0_ofifo2x_Tx_framing_error", 7, 1 },
		{ "oespi1_ofifo2x_Tx_framing_error", 6, 1 },
		{ "oespi2_ofifo2x_Tx_framing_error", 5, 1 },
		{ "oespi3_ofifo2x_Tx_framing_error", 4, 1 },
		{ "ospi_or_bundle_len_par_err", 3, 1 },
		{ "db_options_par_error", 2, 1 },
		{ "icspi_par_error", 1, 1 },
		{ "c_pcmd_par_error", 0, 1 },
	{ NULL }
};

struct reg_info t5_mps_regs[] = {
	{ "MPS_CMN_CTL", 0x9000, 0 },
		{ "LpbkCrdtCtrl", 4, 1 },
		{ "Detect8023", 3, 1 },
		{ "VFDirectAccess", 2, 1 },
		{ "NumPorts", 0, 2 },
	{ "MPS_INT_ENABLE", 0x9004, 0 },
		{ "StatIntEnb", 5, 1 },
		{ "TxIntEnb", 4, 1 },
		{ "RxIntEnb", 3, 1 },
		{ "TrcIntEnb", 2, 1 },
		{ "ClsIntEnb", 1, 1 },
		{ "PLIntEnb", 0, 1 },
	{ "MPS_INT_CAUSE", 0x9008, 0 },
		{ "StatInt", 5, 1 },
		{ "TxInt", 4, 1 },
		{ "RxInt", 3, 1 },
		{ "TrcInt", 2, 1 },
		{ "ClsInt", 1, 1 },
		{ "PLInt", 0, 1 },
	{ "MPS_CGEN_GLOBAL", 0x900c, 0 },
	{ "MPS_VF_TX_CTL_31_0", 0x9010, 0 },
	{ "MPS_VF_TX_CTL_63_32", 0x9014, 0 },
	{ "MPS_VF_TX_CTL_95_64", 0x9018, 0 },
	{ "MPS_VF_TX_CTL_127_96", 0x901c, 0 },
	{ "MPS_VF_RX_CTL_31_0", 0x9020, 0 },
	{ "MPS_VF_RX_CTL_63_32", 0x9024, 0 },
	{ "MPS_VF_RX_CTL_95_64", 0x9028, 0 },
	{ "MPS_VF_RX_CTL_127_96", 0x902c, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP0", 0x9030, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP1", 0x9034, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP2", 0x9038, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP3", 0x903c, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP0", 0x9040, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP1", 0x9044, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP2", 0x9048, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP3", 0x904c, 0 },
	{ "MPS_TP_CSIDE_MUX_CTL_P0", 0x9050, 0 },
	{ "MPS_TP_CSIDE_MUX_CTL_P1", 0x9054, 0 },
	{ "MPS_WOL_CTL_MODE", 0x9058, 0 },
	{ "MPS_FPGA_DEBUG", 0x9060, 0 },
		{ "FPGA_PTP_PORT", 9, 2 },
		{ "LPBK_EN", 8, 1 },
		{ "CH_MAP3", 6, 2 },
		{ "CH_MAP2", 4, 2 },
		{ "CH_MAP1", 2, 2 },
		{ "CH_MAP0", 0, 2 },
	{ "MPS_DEBUG_CTL", 0x9068, 0 },
		{ "DbgModeCtl_H", 11, 1 },
		{ "DbgSel_H", 6, 5 },
		{ "DbgModeCtl_L", 5, 1 },
		{ "DbgSel_L", 0, 5 },
	{ "MPS_DEBUG_DATA_REG_L", 0x906c, 0 },
	{ "MPS_DEBUG_DATA_REG_H", 0x9070, 0 },
	{ "MPS_TOP_SPARE", 0x9074, 0 },
		{ "TopSpare", 8, 24 },
		{ "oVlanSelLpbk3", 7, 1 },
		{ "oVlanSelLpbk2", 6, 1 },
		{ "oVlanSelLpbk1", 5, 1 },
		{ "oVlanSelLpbk0", 4, 1 },
		{ "oVlanSelMac3", 3, 1 },
		{ "oVlanSelMac2", 2, 1 },
		{ "oVlanSelMac1", 1, 1 },
		{ "oVlanSelMac0", 0, 1 },
	{ "MPS_BUILD_REVISION", 0x9078, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH0", 0x907c, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH1", 0x9080, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH2", 0x9084, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH3", 0x9088, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH4", 0x908c, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH5", 0x9090, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH6", 0x9094, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH7", 0x9098, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH8", 0x909c, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH9", 0x90a0, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH10", 0x90a4, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH11", 0x90a8, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH12", 0x90ac, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH13", 0x90b0, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH14", 0x90b4, 0 },
	{ "MPS_TX_PAUSE_DURATION_BUF_GRP_TH15", 0x90b8, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH0", 0x90bc, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH1", 0x90c0, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH2", 0x90c4, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH3", 0x90c8, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH4", 0x90cc, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH5", 0x90d0, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH6", 0x90d4, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH7", 0x90d8, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH8", 0x90dc, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH9", 0x90e0, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH10", 0x90e4, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH11", 0x90e8, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH12", 0x90ec, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH13", 0x90f0, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH14", 0x90f4, 0 },
	{ "MPS_TX_PAUSE_RETRANS_BUF_GRP_TH15", 0x90f8, 0 },
	{ "MPS_PORT_CTL", 0x30000, 0 },
		{ "LpbkEn", 31, 1 },
		{ "TxEn", 30, 1 },
		{ "RxEn", 29, 1 },
		{ "PPPEn", 28, 1 },
		{ "FCSStripEn", 27, 1 },
		{ "PPPAndPause", 26, 1 },
		{ "PrioPPPEnMap", 16, 8 },
	{ "MPS_PORT_PAUSE_CTL", 0x30004, 0 },
	{ "MPS_PORT_TX_PAUSE_CTL", 0x30008, 0 },
		{ "RegSendOff", 24, 8 },
		{ "RegSendOn", 16, 8 },
		{ "SgeSendEn", 8, 8 },
		{ "RxSendEn", 0, 8 },
	{ "MPS_PORT_TX_PAUSE_CTL2", 0x3000c, 0 },
	{ "MPS_PORT_RX_PAUSE_CTL", 0x30010, 0 },
		{ "RegHaltOn", 8, 8 },
		{ "RxHaltEn", 0, 8 },
	{ "MPS_PORT_TX_PAUSE_STATUS", 0x30014, 0 },
		{ "RegSending", 16, 8 },
		{ "SgeSending", 8, 8 },
		{ "RxSending", 0, 8 },
	{ "MPS_PORT_RX_PAUSE_STATUS", 0x30018, 0 },
		{ "RegHalted", 8, 8 },
		{ "RxHalted", 0, 8 },
	{ "MPS_PORT_TX_PAUSE_DEST_L", 0x3001c, 0 },
	{ "MPS_PORT_TX_PAUSE_DEST_H", 0x30020, 0 },
	{ "MPS_PORT_TX_PAUSE_SOURCE_L", 0x30024, 0 },
	{ "MPS_PORT_TX_PAUSE_SOURCE_H", 0x30028, 0 },
	{ "MPS_PORT_PRTY_BUFFER_GROUP_MAP", 0x3002c, 0 },
		{ "Prty7", 14, 2 },
		{ "Prty6", 12, 2 },
		{ "Prty5", 10, 2 },
		{ "Prty4", 8, 2 },
		{ "Prty3", 6, 2 },
		{ "Prty2", 4, 2 },
		{ "Prty1", 2, 2 },
		{ "Prty0", 0, 2 },
	{ "MPS_PORT_PRTY_BUFFER_GROUP_TH_MAP", 0x30030, 0 },
		{ "Prty7", 28, 4 },
		{ "Prty6", 24, 4 },
		{ "Prty5", 20, 4 },
		{ "Prty4", 16, 4 },
		{ "Prty3", 12, 4 },
		{ "Prty2", 8, 4 },
		{ "Prty1", 4, 4 },
		{ "Prty0", 0, 4 },
	{ "MPS_PORT_CTL", 0x34000, 0 },
		{ "LpbkEn", 31, 1 },
		{ "TxEn", 30, 1 },
		{ "RxEn", 29, 1 },
		{ "PPPEn", 28, 1 },
		{ "FCSStripEn", 27, 1 },
		{ "PPPAndPause", 26, 1 },
		{ "PrioPPPEnMap", 16, 8 },
	{ "MPS_PORT_PAUSE_CTL", 0x34004, 0 },
	{ "MPS_PORT_TX_PAUSE_CTL", 0x34008, 0 },
		{ "RegSendOff", 24, 8 },
		{ "RegSendOn", 16, 8 },
		{ "SgeSendEn", 8, 8 },
		{ "RxSendEn", 0, 8 },
	{ "MPS_PORT_TX_PAUSE_CTL2", 0x3400c, 0 },
	{ "MPS_PORT_RX_PAUSE_CTL", 0x34010, 0 },
		{ "RegHaltOn", 8, 8 },
		{ "RxHaltEn", 0, 8 },
	{ "MPS_PORT_TX_PAUSE_STATUS", 0x34014, 0 },
		{ "RegSending", 16, 8 },
		{ "SgeSending", 8, 8 },
		{ "RxSending", 0, 8 },
	{ "MPS_PORT_RX_PAUSE_STATUS", 0x34018, 0 },
		{ "RegHalted", 8, 8 },
		{ "RxHalted", 0, 8 },
	{ "MPS_PORT_TX_PAUSE_DEST_L", 0x3401c, 0 },
	{ "MPS_PORT_TX_PAUSE_DEST_H", 0x34020, 0 },
	{ "MPS_PORT_TX_PAUSE_SOURCE_L", 0x34024, 0 },
	{ "MPS_PORT_TX_PAUSE_SOURCE_H", 0x34028, 0 },
	{ "MPS_PORT_PRTY_BUFFER_GROUP_MAP", 0x3402c, 0 },
		{ "Prty7", 14, 2 },
		{ "Prty6", 12, 2 },
		{ "Prty5", 10, 2 },
		{ "Prty4", 8, 2 },
		{ "Prty3", 6, 2 },
		{ "Prty2", 4, 2 },
		{ "Prty1", 2, 2 },
		{ "Prty0", 0, 2 },
	{ "MPS_PORT_PRTY_BUFFER_GROUP_TH_MAP", 0x34030, 0 },
		{ "Prty7", 28, 4 },
		{ "Prty6", 24, 4 },
		{ "Prty5", 20, 4 },
		{ "Prty4", 16, 4 },
		{ "Prty3", 12, 4 },
		{ "Prty2", 8, 4 },
		{ "Prty1", 4, 4 },
		{ "Prty0", 0, 4 },
	{ "MPS_PORT_CTL", 0x38000, 0 },
		{ "LpbkEn", 31, 1 },
		{ "TxEn", 30, 1 },
		{ "RxEn", 29, 1 },
		{ "PPPEn", 28, 1 },
		{ "FCSStripEn", 27, 1 },
		{ "PPPAndPause", 26, 1 },
		{ "PrioPPPEnMap", 16, 8 },
	{ "MPS_PORT_PAUSE_CTL", 0x38004, 0 },
	{ "MPS_PORT_TX_PAUSE_CTL", 0x38008, 0 },
		{ "RegSendOff", 24, 8 },
		{ "RegSendOn", 16, 8 },
		{ "SgeSendEn", 8, 8 },
		{ "RxSendEn", 0, 8 },
	{ "MPS_PORT_TX_PAUSE_CTL2", 0x3800c, 0 },
	{ "MPS_PORT_RX_PAUSE_CTL", 0x38010, 0 },
		{ "RegHaltOn", 8, 8 },
		{ "RxHaltEn", 0, 8 },
	{ "MPS_PORT_TX_PAUSE_STATUS", 0x38014, 0 },
		{ "RegSending", 16, 8 },
		{ "SgeSending", 8, 8 },
		{ "RxSending", 0, 8 },
	{ "MPS_PORT_RX_PAUSE_STATUS", 0x38018, 0 },
		{ "RegHalted", 8, 8 },
		{ "RxHalted", 0, 8 },
	{ "MPS_PORT_TX_PAUSE_DEST_L", 0x3801c, 0 },
	{ "MPS_PORT_TX_PAUSE_DEST_H", 0x38020, 0 },
	{ "MPS_PORT_TX_PAUSE_SOURCE_L", 0x38024, 0 },
	{ "MPS_PORT_TX_PAUSE_SOURCE_H", 0x38028, 0 },
	{ "MPS_PORT_PRTY_BUFFER_GROUP_MAP", 0x3802c, 0 },
		{ "Prty7", 14, 2 },
		{ "Prty6", 12, 2 },
		{ "Prty5", 10, 2 },
		{ "Prty4", 8, 2 },
		{ "Prty3", 6, 2 },
		{ "Prty2", 4, 2 },
		{ "Prty1", 2, 2 },
		{ "Prty0", 0, 2 },
	{ "MPS_PORT_PRTY_BUFFER_GROUP_TH_MAP", 0x38030, 0 },
		{ "Prty7", 28, 4 },
		{ "Prty6", 24, 4 },
		{ "Prty5", 20, 4 },
		{ "Prty4", 16, 4 },
		{ "Prty3", 12, 4 },
		{ "Prty2", 8, 4 },
		{ "Prty1", 4, 4 },
		{ "Prty0", 0, 4 },
	{ "MPS_PORT_CTL", 0x3c000, 0 },
		{ "LpbkEn", 31, 1 },
		{ "TxEn", 30, 1 },
		{ "RxEn", 29, 1 },
		{ "PPPEn", 28, 1 },
		{ "FCSStripEn", 27, 1 },
		{ "PPPAndPause", 26, 1 },
		{ "PrioPPPEnMap", 16, 8 },
	{ "MPS_PORT_PAUSE_CTL", 0x3c004, 0 },
	{ "MPS_PORT_TX_PAUSE_CTL", 0x3c008, 0 },
		{ "RegSendOff", 24, 8 },
		{ "RegSendOn", 16, 8 },
		{ "SgeSendEn", 8, 8 },
		{ "RxSendEn", 0, 8 },
	{ "MPS_PORT_TX_PAUSE_CTL2", 0x3c00c, 0 },
	{ "MPS_PORT_RX_PAUSE_CTL", 0x3c010, 0 },
		{ "RegHaltOn", 8, 8 },
		{ "RxHaltEn", 0, 8 },
	{ "MPS_PORT_TX_PAUSE_STATUS", 0x3c014, 0 },
		{ "RegSending", 16, 8 },
		{ "SgeSending", 8, 8 },
		{ "RxSending", 0, 8 },
	{ "MPS_PORT_RX_PAUSE_STATUS", 0x3c018, 0 },
		{ "RegHalted", 8, 8 },
		{ "RxHalted", 0, 8 },
	{ "MPS_PORT_TX_PAUSE_DEST_L", 0x3c01c, 0 },
	{ "MPS_PORT_TX_PAUSE_DEST_H", 0x3c020, 0 },
	{ "MPS_PORT_TX_PAUSE_SOURCE_L", 0x3c024, 0 },
	{ "MPS_PORT_TX_PAUSE_SOURCE_H", 0x3c028, 0 },
	{ "MPS_PORT_PRTY_BUFFER_GROUP_MAP", 0x3c02c, 0 },
		{ "Prty7", 14, 2 },
		{ "Prty6", 12, 2 },
		{ "Prty5", 10, 2 },
		{ "Prty4", 8, 2 },
		{ "Prty3", 6, 2 },
		{ "Prty2", 4, 2 },
		{ "Prty1", 2, 2 },
		{ "Prty0", 0, 2 },
	{ "MPS_PORT_PRTY_BUFFER_GROUP_TH_MAP", 0x3c030, 0 },
		{ "Prty7", 28, 4 },
		{ "Prty6", 24, 4 },
		{ "Prty5", 20, 4 },
		{ "Prty4", 16, 4 },
		{ "Prty3", 12, 4 },
		{ "Prty2", 8, 4 },
		{ "Prty1", 4, 4 },
		{ "Prty0", 0, 4 },
	{ "MPS_PF_CTL", 0x1e2c0, 0 },
		{ "TxEn", 1, 1 },
		{ "RxEn", 0, 1 },
	{ "MPS_PF_CTL", 0x1e6c0, 0 },
		{ "TxEn", 1, 1 },
		{ "RxEn", 0, 1 },
	{ "MPS_PF_CTL", 0x1eac0, 0 },
		{ "TxEn", 1, 1 },
		{ "RxEn", 0, 1 },
	{ "MPS_PF_CTL", 0x1eec0, 0 },
		{ "TxEn", 1, 1 },
		{ "RxEn", 0, 1 },
	{ "MPS_PF_CTL", 0x1f2c0, 0 },
		{ "TxEn", 1, 1 },
		{ "RxEn", 0, 1 },
	{ "MPS_PF_CTL", 0x1f6c0, 0 },
		{ "TxEn", 1, 1 },
		{ "RxEn", 0, 1 },
	{ "MPS_PF_CTL", 0x1fac0, 0 },
		{ "TxEn", 1, 1 },
		{ "RxEn", 0, 1 },
	{ "MPS_PF_CTL", 0x1fec0, 0 },
		{ "TxEn", 1, 1 },
		{ "RxEn", 0, 1 },
	{ "MPS_RX_CTL", 0x11000, 0 },
		{ "FILT_VLAN_SEL", 17, 1 },
		{ "CBA_EN", 16, 1 },
		{ "BLK_SNDR", 12, 4 },
		{ "CMPRS", 8, 4 },
		{ "SNF", 0, 8 },
	{ "MPS_RX_PORT_MUX_CTL", 0x11004, 0 },
		{ "CTL_P3", 12, 4 },
		{ "CTL_P2", 8, 4 },
		{ "CTL_P1", 4, 4 },
		{ "CTL_P0", 0, 4 },
	{ "MPS_RX_PG_FL", 0x11008, 0 },
		{ "RST", 16, 1 },
		{ "CNT", 0, 16 },
	{ "MPS_RX_PKT_FL", 0x1100c, 0 },
		{ "RST", 16, 1 },
		{ "CNT", 0, 16 },
	{ "MPS_RX_PG_RSV0", 0x11010, 0 },
		{ "CLR_INTR", 31, 1 },
		{ "SET_INTR", 30, 1 },
		{ "USED", 16, 12 },
		{ "ALLOC", 0, 12 },
	{ "MPS_RX_PG_RSV1", 0x11014, 0 },
		{ "CLR_INTR", 31, 1 },
		{ "SET_INTR", 30, 1 },
		{ "USED", 16, 12 },
		{ "ALLOC", 0, 12 },
	{ "MPS_RX_PG_RSV2", 0x11018, 0 },
		{ "CLR_INTR", 31, 1 },
		{ "SET_INTR", 30, 1 },
		{ "USED", 16, 12 },
		{ "ALLOC", 0, 12 },
	{ "MPS_RX_PG_RSV3", 0x1101c, 0 },
		{ "CLR_INTR", 31, 1 },
		{ "SET_INTR", 30, 1 },
		{ "USED", 16, 12 },
		{ "ALLOC", 0, 12 },
	{ "MPS_RX_PG_RSV4", 0x11020, 0 },
		{ "CLR_INTR", 31, 1 },
		{ "SET_INTR", 30, 1 },
		{ "USED", 16, 12 },
		{ "ALLOC", 0, 12 },
	{ "MPS_RX_PG_RSV5", 0x11024, 0 },
		{ "CLR_INTR", 31, 1 },
		{ "SET_INTR", 30, 1 },
		{ "USED", 16, 12 },
		{ "ALLOC", 0, 12 },
	{ "MPS_RX_PG_RSV6", 0x11028, 0 },
		{ "CLR_INTR", 31, 1 },
		{ "SET_INTR", 30, 1 },
		{ "USED", 16, 12 },
		{ "ALLOC", 0, 12 },
	{ "MPS_RX_PG_RSV7", 0x1102c, 0 },
		{ "CLR_INTR", 31, 1 },
		{ "SET_INTR", 30, 1 },
		{ "USED", 16, 12 },
		{ "ALLOC", 0, 12 },
	{ "MPS_RX_PG_SHR_BG0", 0x11030, 0 },
		{ "EN", 31, 1 },
		{ "SEL", 30, 1 },
		{ "MAX", 16, 12 },
		{ "BORW", 0, 12 },
	{ "MPS_RX_PG_SHR_BG1", 0x11034, 0 },
		{ "EN", 31, 1 },
		{ "SEL", 30, 1 },
		{ "MAX", 16, 12 },
		{ "BORW", 0, 12 },
	{ "MPS_RX_PG_SHR_BG2", 0x11038, 0 },
		{ "EN", 31, 1 },
		{ "SEL", 30, 1 },
		{ "MAX", 16, 12 },
		{ "BORW", 0, 12 },
	{ "MPS_RX_PG_SHR_BG3", 0x1103c, 0 },
		{ "EN", 31, 1 },
		{ "SEL", 30, 1 },
		{ "MAX", 16, 12 },
		{ "BORW", 0, 12 },
	{ "MPS_RX_PG_SHR0", 0x11040, 0 },
		{ "QUOTA", 16, 12 },
		{ "USED", 0, 12 },
	{ "MPS_RX_PG_SHR1", 0x11044, 0 },
		{ "QUOTA", 16, 12 },
		{ "USED", 0, 12 },
	{ "MPS_RX_PG_HYST_BG0", 0x11048, 0 },
		{ "EN", 31, 1 },
		{ "TH", 0, 12 },
	{ "MPS_RX_PG_HYST_BG1", 0x1104c, 0 },
		{ "EN", 31, 1 },
		{ "TH", 0, 12 },
	{ "MPS_RX_PG_HYST_BG2", 0x11050, 0 },
		{ "EN", 31, 1 },
		{ "TH", 0, 12 },
	{ "MPS_RX_PG_HYST_BG3", 0x11054, 0 },
		{ "EN", 31, 1 },
		{ "TH", 0, 12 },
	{ "MPS_RX_OCH_CTL", 0x11058, 0 },
		{ "DROP_WT", 27, 5 },
		{ "TRUNC_WT", 22, 5 },
		{ "DRAIN", 13, 5 },
		{ "DROP", 8, 5 },
		{ "STOP", 0, 5 },
	{ "MPS_RX_LPBK_BP0", 0x1105c, 0 },
	{ "MPS_RX_LPBK_BP1", 0x11060, 0 },
	{ "MPS_RX_LPBK_BP2", 0x11064, 0 },
	{ "MPS_RX_LPBK_BP3", 0x11068, 0 },
	{ "MPS_RX_PORT_GAP", 0x1106c, 0 },
	{ "MPS_RX_PERR_INT_CAUSE", 0x11074, 0 },
		{ "FF", 23, 1 },
		{ "PGMO", 22, 1 },
		{ "PGME", 21, 1 },
		{ "CHMN", 20, 1 },
		{ "RPLC", 19, 1 },
		{ "ATRB", 18, 1 },
		{ "PSMX", 17, 1 },
		{ "PGLL", 16, 1 },
		{ "PGFL", 15, 1 },
		{ "PKTQ", 14, 1 },
		{ "PKFL", 13, 1 },
		{ "PPM3", 12, 1 },
		{ "PPM2", 11, 1 },
		{ "PPM1", 10, 1 },
		{ "PPM0", 9, 1 },
		{ "SPMX", 8, 1 },
		{ "CDL3", 7, 1 },
		{ "CDL2", 6, 1 },
		{ "CDL1", 5, 1 },
		{ "CDL0", 4, 1 },
		{ "CDM3", 3, 1 },
		{ "CDM2", 2, 1 },
		{ "CDM1", 1, 1 },
		{ "CDM0", 0, 1 },
	{ "MPS_RX_PERR_INT_ENABLE", 0x11078, 0 },
		{ "FF", 23, 1 },
		{ "PGMO", 22, 1 },
		{ "PGME", 21, 1 },
		{ "CHMN", 20, 1 },
		{ "RPLC", 19, 1 },
		{ "ATRB", 18, 1 },
		{ "PSMX", 17, 1 },
		{ "PGLL", 16, 1 },
		{ "PGFL", 15, 1 },
		{ "PKTQ", 14, 1 },
		{ "PKFL", 13, 1 },
		{ "PPM3", 12, 1 },
		{ "PPM2", 11, 1 },
		{ "PPM1", 10, 1 },
		{ "PPM0", 9, 1 },
		{ "SPMX", 8, 1 },
		{ "CDL3", 7, 1 },
		{ "CDL2", 6, 1 },
		{ "CDL1", 5, 1 },
		{ "CDL0", 4, 1 },
		{ "CDM3", 3, 1 },
		{ "CDM2", 2, 1 },
		{ "CDM1", 1, 1 },
		{ "CDM0", 0, 1 },
	{ "MPS_RX_PERR_ENABLE", 0x1107c, 0 },
		{ "FF", 23, 1 },
		{ "PGMO", 22, 1 },
		{ "PGME", 21, 1 },
		{ "CHMN", 20, 1 },
		{ "RPLC", 19, 1 },
		{ "ATRB", 18, 1 },
		{ "PSMX", 17, 1 },
		{ "PGLL", 16, 1 },
		{ "PGFL", 15, 1 },
		{ "PKTQ", 14, 1 },
		{ "PKFL", 13, 1 },
		{ "PPM3", 12, 1 },
		{ "PPM2", 11, 1 },
		{ "PPM1", 10, 1 },
		{ "PPM0", 9, 1 },
		{ "SPMX", 8, 1 },
		{ "CDL3", 7, 1 },
		{ "CDL2", 6, 1 },
		{ "CDL1", 5, 1 },
		{ "CDL0", 4, 1 },
		{ "CDM3", 3, 1 },
		{ "CDM2", 2, 1 },
		{ "CDM1", 1, 1 },
		{ "CDM0", 0, 1 },
	{ "MPS_RX_PERR_INJECT", 0x11080, 0 },
		{ "MemSel", 1, 5 },
		{ "InjectDataErr", 0, 1 },
	{ "MPS_RX_FUNC_INT_CAUSE", 0x11084, 0 },
		{ "MTU_ERR_INT3", 19, 1 },
		{ "MTU_ERR_INT2", 18, 1 },
		{ "MTU_ERR_INT1", 17, 1 },
		{ "MTU_ERR_INT0", 16, 1 },
		{ "SE_CNT_ERR_INT", 15, 1 },
		{ "FRM_ERR_INT", 14, 1 },
		{ "LEN_ERR_INT", 13, 1 },
		{ "INT_ERR_INT", 8, 5 },
		{ "PG_TH_INT7", 7, 1 },
		{ "PG_TH_INT6", 6, 1 },
		{ "PG_TH_INT5", 5, 1 },
		{ "PG_TH_INT4", 4, 1 },
		{ "PG_TH_INT3", 3, 1 },
		{ "PG_TH_INT2", 2, 1 },
		{ "PG_TH_INT1", 1, 1 },
		{ "PG_TH_INT0", 0, 1 },
	{ "MPS_RX_FUNC_INT_ENABLE", 0x11088, 0 },
		{ "MTU_ERR_INT3", 19, 1 },
		{ "MTU_ERR_INT2", 18, 1 },
		{ "MTU_ERR_INT1", 17, 1 },
		{ "MTU_ERR_INT0", 16, 1 },
		{ "SE_CNT_ERR_INT", 15, 1 },
		{ "FRM_ERR_INT", 14, 1 },
		{ "LEN_ERR_INT", 13, 1 },
		{ "INT_ERR_INT", 8, 5 },
		{ "PG_TH_INT7", 7, 1 },
		{ "PG_TH_INT6", 6, 1 },
		{ "PG_TH_INT5", 5, 1 },
		{ "PG_TH_INT4", 4, 1 },
		{ "PG_TH_INT3", 3, 1 },
		{ "PG_TH_INT2", 2, 1 },
		{ "PG_TH_INT1", 1, 1 },
		{ "PG_TH_INT0", 0, 1 },
	{ "MPS_RX_PPP_ATRB", 0x1109c, 0 },
		{ "ETYPE", 16, 16 },
		{ "OPCODE", 0, 16 },
	{ "MPS_RX_QFC0_ATRB", 0x110a0, 0 },
		{ "ETYPE", 16, 16 },
		{ "DA", 0, 16 },
	{ "MPS_RX_QFC1_ATRB", 0x110a4, 0 },
	{ "MPS_RX_PT_ARB0", 0x110a8, 0 },
		{ "LPBK_WT", 16, 14 },
		{ "MAC_WT", 0, 14 },
	{ "MPS_RX_PT_ARB1", 0x110ac, 0 },
		{ "LPBK_WT", 16, 14 },
		{ "MAC_WT", 0, 14 },
	{ "MPS_RX_PT_ARB2", 0x110b0, 0 },
		{ "LPBK_WT", 16, 14 },
		{ "MAC_WT", 0, 14 },
	{ "MPS_RX_PT_ARB3", 0x110b4, 0 },
		{ "LPBK_WT", 16, 14 },
		{ "MAC_WT", 0, 14 },
	{ "MPS_RX_PT_ARB4", 0x110b8, 0 },
		{ "LPBK_WT", 16, 14 },
		{ "MAC_WT", 0, 14 },
	{ "MPS_PF_OUT_EN", 0x110bc, 0 },
	{ "MPS_BMC_MTU", 0x110c0, 0 },
	{ "MPS_BMC_PKT_CNT", 0x110c4, 0 },
	{ "MPS_BMC_BYTE_CNT", 0x110c8, 0 },
	{ "MPS_PFVF_ATRB_CTL", 0x110cc, 0 },
		{ "RD_WRN", 31, 1 },
		{ "PFVF", 0, 8 },
	{ "MPS_PFVF_ATRB", 0x110d0, 0 },
		{ "PF", 28, 3 },
		{ "OFF", 18, 1 },
		{ "NV_DROP", 17, 1 },
		{ "MODE", 16, 1 },
		{ "MTU", 0, 14 },
	{ "MPS_PFVF_ATRB_FLTR0", 0x110d4, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR1", 0x110d8, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR2", 0x110dc, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR3", 0x110e0, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR4", 0x110e4, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR5", 0x110e8, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR6", 0x110ec, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR7", 0x110f0, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR8", 0x110f4, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR9", 0x110f8, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR10", 0x110fc, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR11", 0x11100, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR12", 0x11104, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR13", 0x11108, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR14", 0x1110c, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PFVF_ATRB_FLTR15", 0x11110, 0 },
		{ "VLAN_EN", 16, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_RPLC_MAP_CTL", 0x11114, 0 },
		{ "RD_WRN", 31, 1 },
		{ "ADDR", 0, 10 },
	{ "MPS_PF_RPLCT_MAP", 0x11118, 0 },
	{ "MPS_VF_RPLCT_MAP0", 0x1111c, 0 },
	{ "MPS_VF_RPLCT_MAP1", 0x11120, 0 },
	{ "MPS_VF_RPLCT_MAP2", 0x11124, 0 },
	{ "MPS_VF_RPLCT_MAP3", 0x11128, 0 },
	{ "MPS_MEM_DBG_CTL", 0x1112c, 0 },
		{ "PKD", 17, 1 },
		{ "PGD", 16, 1 },
		{ "ADDR", 0, 16 },
	{ "MPS_PKD_MEM_DATA0", 0x11130, 0 },
	{ "MPS_PKD_MEM_DATA1", 0x11134, 0 },
	{ "MPS_PKD_MEM_DATA2", 0x11138, 0 },
	{ "MPS_PGD_MEM_DATA", 0x1113c, 0 },
	{ "MPS_RX_SE_CNT_ERR", 0x11140, 0 },
	{ "MPS_RX_SE_CNT_CLR", 0x11144, 0 },
	{ "MPS_RX_SE_CNT_IN0", 0x11148, 0 },
		{ "SOP_CNT_PM", 24, 8 },
		{ "EOP_CNT_PM", 16, 8 },
		{ "SOP_CNT_IN", 8, 8 },
		{ "EOP_CNT_IN", 0, 8 },
	{ "MPS_RX_SE_CNT_IN1", 0x1114c, 0 },
		{ "SOP_CNT_PM", 24, 8 },
		{ "EOP_CNT_PM", 16, 8 },
		{ "SOP_CNT_IN", 8, 8 },
		{ "EOP_CNT_IN", 0, 8 },
	{ "MPS_RX_SE_CNT_IN2", 0x11150, 0 },
		{ "SOP_CNT_PM", 24, 8 },
		{ "EOP_CNT_PM", 16, 8 },
		{ "SOP_CNT_IN", 8, 8 },
		{ "EOP_CNT_IN", 0, 8 },
	{ "MPS_RX_SE_CNT_IN3", 0x11154, 0 },
		{ "SOP_CNT_PM", 24, 8 },
		{ "EOP_CNT_PM", 16, 8 },
		{ "SOP_CNT_IN", 8, 8 },
		{ "EOP_CNT_IN", 0, 8 },
	{ "MPS_RX_SE_CNT_IN4", 0x11158, 0 },
		{ "SOP_CNT_PM", 24, 8 },
		{ "EOP_CNT_PM", 16, 8 },
		{ "SOP_CNT_IN", 8, 8 },
		{ "EOP_CNT_IN", 0, 8 },
	{ "MPS_RX_SE_CNT_IN5", 0x1115c, 0 },
		{ "SOP_CNT_PM", 24, 8 },
		{ "EOP_CNT_PM", 16, 8 },
		{ "SOP_CNT_IN", 8, 8 },
		{ "EOP_CNT_IN", 0, 8 },
	{ "MPS_RX_SE_CNT_IN6", 0x11160, 0 },
		{ "SOP_CNT_PM", 24, 8 },
		{ "EOP_CNT_PM", 16, 8 },
		{ "SOP_CNT_IN", 8, 8 },
		{ "EOP_CNT_IN", 0, 8 },
	{ "MPS_RX_SE_CNT_IN7", 0x11164, 0 },
		{ "SOP_CNT_PM", 24, 8 },
		{ "EOP_CNT_PM", 16, 8 },
		{ "SOP_CNT_IN", 8, 8 },
		{ "EOP_CNT_IN", 0, 8 },
	{ "MPS_RX_SE_CNT_OUT01", 0x11168, 0 },
		{ "SOP_CNT_1", 24, 8 },
		{ "EOP_CNT_1", 16, 8 },
		{ "SOP_CNT_0", 8, 8 },
		{ "EOP_CNT_0", 0, 8 },
	{ "MPS_RX_SE_CNT_OUT23", 0x1116c, 0 },
		{ "SOP_CNT_3", 24, 8 },
		{ "EOP_CNT_3", 16, 8 },
		{ "SOP_CNT_2", 8, 8 },
		{ "EOP_CNT_2", 0, 8 },
	{ "MPS_RX_SPI_ERR", 0x11170, 0 },
		{ "LEN_ERR", 21, 4 },
		{ "ERR", 0, 21 },
	{ "MPS_RX_IN_BUS_STATE", 0x11174, 0 },
		{ "ST3", 24, 8 },
		{ "ST2", 16, 8 },
		{ "ST1", 8, 8 },
		{ "ST0", 0, 8 },
	{ "MPS_RX_OUT_BUS_STATE", 0x11178, 0 },
		{ "ST_NCSI", 23, 9 },
		{ "ST_TP", 0, 23 },
	{ "MPS_RX_DBG_CTL", 0x1117c, 0 },
		{ "OUT_DBG_CHNL", 8, 3 },
		{ "DBG_PKD_QSEL", 7, 1 },
		{ "DBG_CDS_INV", 6, 1 },
		{ "IN_DBG_PORT", 3, 3 },
		{ "IN_DBG_CHNL", 0, 3 },
	{ "MPS_RX_SPARE", 0x11190, 0 },
	{ "MPS_RX_PTP_ETYPE", 0x11194, 0 },
		{ "PETYPE2", 16, 16 },
		{ "PETYPE1", 0, 16 },
	{ "MPS_RX_PTP_TCP", 0x11198, 0 },
		{ "PTCPORT2", 16, 16 },
		{ "PTCPORT1", 0, 16 },
	{ "MPS_RX_PTP_UDP", 0x1119c, 0 },
		{ "PUDPORT2", 16, 16 },
		{ "PUDPORT1", 0, 16 },
	{ "MPS_RX_PTP_CTL", 0x111a0, 0 },
		{ "MIN_PTP_SPACE", 24, 7 },
		{ "PUDP2EN", 20, 4 },
		{ "PUDP1EN", 16, 4 },
		{ "PTCP2EN", 12, 4 },
		{ "PTCP1EN", 8, 4 },
		{ "PETYPE2EN", 4, 4 },
		{ "PETYPE1EN", 0, 4 },
	{ "MPS_RX_PAUSE_GEN_TH_0_0", 0x111a4, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_0_1", 0x111a8, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_0_2", 0x111ac, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_0_3", 0x111b0, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_1_0", 0x111b4, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_1_1", 0x111b8, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_1_2", 0x111bc, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_1_3", 0x111c0, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_2_0", 0x111c4, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_2_1", 0x111c8, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_2_2", 0x111cc, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_2_3", 0x111d0, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_3_0", 0x111d4, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_3_1", 0x111d8, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_3_2", 0x111dc, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_PAUSE_GEN_TH_3_3", 0x111e0, 0 },
		{ "TH_HIGH", 16, 16 },
		{ "TH_LOW", 0, 16 },
	{ "MPS_RX_MAC_CLS_DROP_CNT0", 0x111e4, 0 },
	{ "MPS_RX_MAC_CLS_DROP_CNT1", 0x111e8, 0 },
	{ "MPS_RX_MAC_CLS_DROP_CNT2", 0x111ec, 0 },
	{ "MPS_RX_MAC_CLS_DROP_CNT3", 0x111f0, 0 },
	{ "MPS_RX_LPBK_CLS_DROP_CNT0", 0x111f4, 0 },
	{ "MPS_RX_LPBK_CLS_DROP_CNT1", 0x111f8, 0 },
	{ "MPS_RX_LPBK_CLS_DROP_CNT2", 0x111fc, 0 },
	{ "MPS_RX_LPBK_CLS_DROP_CNT3", 0x11200, 0 },
	{ "MPS_RX_CGEN", 0x11204, 0 },
		{ "MPS_RX_CGEN_NCSI", 12, 1 },
		{ "MPS_RX_CGEN_OUT", 8, 4 },
		{ "MPS_RX_CGEN_LPBK_IN", 4, 4 },
		{ "MPS_RX_CGEN_MAC_IN", 0, 4 },
	{ "MPS_PORT_RX_CTL", 0x30100, 0 },
		{ "PTP_FWD_UP", 21, 1 },
		{ "NO_RPLCT_M", 20, 1 },
		{ "RPLCT_SEL_L", 18, 2 },
		{ "FLTR_VLAN_SEL", 17, 1 },
		{ "PRIO_VLAN_SEL", 16, 1 },
		{ "CHK_8023_LEN_M", 15, 1 },
		{ "CHK_8023_LEN_L", 14, 1 },
		{ "NIV_DROP", 13, 1 },
		{ "NOV_DROP", 12, 1 },
		{ "CLS_PRT", 11, 1 },
		{ "RX_QFC_EN", 10, 1 },
		{ "QFC_FWD_UP", 9, 1 },
		{ "PPP_FWD_UP", 8, 1 },
		{ "PAUSE_FWD_UP", 7, 1 },
		{ "LPBK_BP", 6, 1 },
		{ "PASS_NO_MATCH", 5, 1 },
		{ "IVLAN_EN", 4, 1 },
		{ "OVLAN_EN3", 3, 1 },
		{ "OVLAN_EN2", 2, 1 },
		{ "OVLAN_EN1", 1, 1 },
		{ "OVLAN_EN0", 0, 1 },
	{ "MPS_PORT_RX_MTU", 0x30104, 0 },
	{ "MPS_PORT_RX_PF_MAP", 0x30108, 0 },
	{ "MPS_PORT_RX_VF_MAP0", 0x3010c, 0 },
	{ "MPS_PORT_RX_VF_MAP1", 0x30110, 0 },
	{ "MPS_PORT_RX_VF_MAP2", 0x30114, 0 },
	{ "MPS_PORT_RX_VF_MAP3", 0x30118, 0 },
	{ "MPS_PORT_RX_IVLAN", 0x3011c, 0 },
	{ "MPS_PORT_RX_OVLAN0", 0x30120, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_OVLAN1", 0x30124, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_OVLAN2", 0x30128, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_OVLAN3", 0x3012c, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_RSS_HASH", 0x30130, 0 },
	{ "MPS_PORT_RX_RSS_CONTROL", 0x30134, 0 },
		{ "RSS_CTRL", 16, 8 },
		{ "QUE_NUM", 0, 16 },
	{ "MPS_PORT_RX_CTL1", 0x30138, 0 },
		{ "FIXED_PFVF_MAC", 13, 1 },
		{ "FIXED_PFVF_LPBK", 12, 1 },
		{ "FIXED_PFVF_LPBK_OV", 11, 1 },
		{ "FIXED_PF", 8, 3 },
		{ "FIXED_VF_VLD", 7, 1 },
		{ "FIXED_VF", 0, 7 },
	{ "MPS_PORT_RX_SPARE", 0x3013c, 0 },
	{ "MPS_PORT_RX_PTP_RSS_HASH", 0x30140, 0 },
	{ "MPS_PORT_RX_PTP_RSS_CONTROL", 0x30144, 0 },
		{ "RSS_CTRL", 16, 8 },
		{ "QUE_NUM", 0, 16 },
	{ "MPS_PORT_RX_CTL", 0x34100, 0 },
		{ "PTP_FWD_UP", 21, 1 },
		{ "NO_RPLCT_M", 20, 1 },
		{ "RPLCT_SEL_L", 18, 2 },
		{ "FLTR_VLAN_SEL", 17, 1 },
		{ "PRIO_VLAN_SEL", 16, 1 },
		{ "CHK_8023_LEN_M", 15, 1 },
		{ "CHK_8023_LEN_L", 14, 1 },
		{ "NIV_DROP", 13, 1 },
		{ "NOV_DROP", 12, 1 },
		{ "CLS_PRT", 11, 1 },
		{ "RX_QFC_EN", 10, 1 },
		{ "QFC_FWD_UP", 9, 1 },
		{ "PPP_FWD_UP", 8, 1 },
		{ "PAUSE_FWD_UP", 7, 1 },
		{ "LPBK_BP", 6, 1 },
		{ "PASS_NO_MATCH", 5, 1 },
		{ "IVLAN_EN", 4, 1 },
		{ "OVLAN_EN3", 3, 1 },
		{ "OVLAN_EN2", 2, 1 },
		{ "OVLAN_EN1", 1, 1 },
		{ "OVLAN_EN0", 0, 1 },
	{ "MPS_PORT_RX_MTU", 0x34104, 0 },
	{ "MPS_PORT_RX_PF_MAP", 0x34108, 0 },
	{ "MPS_PORT_RX_VF_MAP0", 0x3410c, 0 },
	{ "MPS_PORT_RX_VF_MAP1", 0x34110, 0 },
	{ "MPS_PORT_RX_VF_MAP2", 0x34114, 0 },
	{ "MPS_PORT_RX_VF_MAP3", 0x34118, 0 },
	{ "MPS_PORT_RX_IVLAN", 0x3411c, 0 },
	{ "MPS_PORT_RX_OVLAN0", 0x34120, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_OVLAN1", 0x34124, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_OVLAN2", 0x34128, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_OVLAN3", 0x3412c, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_RSS_HASH", 0x34130, 0 },
	{ "MPS_PORT_RX_RSS_CONTROL", 0x34134, 0 },
		{ "RSS_CTRL", 16, 8 },
		{ "QUE_NUM", 0, 16 },
	{ "MPS_PORT_RX_CTL1", 0x34138, 0 },
		{ "FIXED_PFVF_MAC", 13, 1 },
		{ "FIXED_PFVF_LPBK", 12, 1 },
		{ "FIXED_PFVF_LPBK_OV", 11, 1 },
		{ "FIXED_PF", 8, 3 },
		{ "FIXED_VF_VLD", 7, 1 },
		{ "FIXED_VF", 0, 7 },
	{ "MPS_PORT_RX_SPARE", 0x3413c, 0 },
	{ "MPS_PORT_RX_PTP_RSS_HASH", 0x34140, 0 },
	{ "MPS_PORT_RX_PTP_RSS_CONTROL", 0x34144, 0 },
		{ "RSS_CTRL", 16, 8 },
		{ "QUE_NUM", 0, 16 },
	{ "MPS_PORT_RX_CTL", 0x38100, 0 },
		{ "PTP_FWD_UP", 21, 1 },
		{ "NO_RPLCT_M", 20, 1 },
		{ "RPLCT_SEL_L", 18, 2 },
		{ "FLTR_VLAN_SEL", 17, 1 },
		{ "PRIO_VLAN_SEL", 16, 1 },
		{ "CHK_8023_LEN_M", 15, 1 },
		{ "CHK_8023_LEN_L", 14, 1 },
		{ "NIV_DROP", 13, 1 },
		{ "NOV_DROP", 12, 1 },
		{ "CLS_PRT", 11, 1 },
		{ "RX_QFC_EN", 10, 1 },
		{ "QFC_FWD_UP", 9, 1 },
		{ "PPP_FWD_UP", 8, 1 },
		{ "PAUSE_FWD_UP", 7, 1 },
		{ "LPBK_BP", 6, 1 },
		{ "PASS_NO_MATCH", 5, 1 },
		{ "IVLAN_EN", 4, 1 },
		{ "OVLAN_EN3", 3, 1 },
		{ "OVLAN_EN2", 2, 1 },
		{ "OVLAN_EN1", 1, 1 },
		{ "OVLAN_EN0", 0, 1 },
	{ "MPS_PORT_RX_MTU", 0x38104, 0 },
	{ "MPS_PORT_RX_PF_MAP", 0x38108, 0 },
	{ "MPS_PORT_RX_VF_MAP0", 0x3810c, 0 },
	{ "MPS_PORT_RX_VF_MAP1", 0x38110, 0 },
	{ "MPS_PORT_RX_VF_MAP2", 0x38114, 0 },
	{ "MPS_PORT_RX_VF_MAP3", 0x38118, 0 },
	{ "MPS_PORT_RX_IVLAN", 0x3811c, 0 },
	{ "MPS_PORT_RX_OVLAN0", 0x38120, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_OVLAN1", 0x38124, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_OVLAN2", 0x38128, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_OVLAN3", 0x3812c, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_RSS_HASH", 0x38130, 0 },
	{ "MPS_PORT_RX_RSS_CONTROL", 0x38134, 0 },
		{ "RSS_CTRL", 16, 8 },
		{ "QUE_NUM", 0, 16 },
	{ "MPS_PORT_RX_CTL1", 0x38138, 0 },
		{ "FIXED_PFVF_MAC", 13, 1 },
		{ "FIXED_PFVF_LPBK", 12, 1 },
		{ "FIXED_PFVF_LPBK_OV", 11, 1 },
		{ "FIXED_PF", 8, 3 },
		{ "FIXED_VF_VLD", 7, 1 },
		{ "FIXED_VF", 0, 7 },
	{ "MPS_PORT_RX_SPARE", 0x3813c, 0 },
	{ "MPS_PORT_RX_PTP_RSS_HASH", 0x38140, 0 },
	{ "MPS_PORT_RX_PTP_RSS_CONTROL", 0x38144, 0 },
		{ "RSS_CTRL", 16, 8 },
		{ "QUE_NUM", 0, 16 },
	{ "MPS_PORT_RX_CTL", 0x3c100, 0 },
		{ "PTP_FWD_UP", 21, 1 },
		{ "NO_RPLCT_M", 20, 1 },
		{ "RPLCT_SEL_L", 18, 2 },
		{ "FLTR_VLAN_SEL", 17, 1 },
		{ "PRIO_VLAN_SEL", 16, 1 },
		{ "CHK_8023_LEN_M", 15, 1 },
		{ "CHK_8023_LEN_L", 14, 1 },
		{ "NIV_DROP", 13, 1 },
		{ "NOV_DROP", 12, 1 },
		{ "CLS_PRT", 11, 1 },
		{ "RX_QFC_EN", 10, 1 },
		{ "QFC_FWD_UP", 9, 1 },
		{ "PPP_FWD_UP", 8, 1 },
		{ "PAUSE_FWD_UP", 7, 1 },
		{ "LPBK_BP", 6, 1 },
		{ "PASS_NO_MATCH", 5, 1 },
		{ "IVLAN_EN", 4, 1 },
		{ "OVLAN_EN3", 3, 1 },
		{ "OVLAN_EN2", 2, 1 },
		{ "OVLAN_EN1", 1, 1 },
		{ "OVLAN_EN0", 0, 1 },
	{ "MPS_PORT_RX_MTU", 0x3c104, 0 },
	{ "MPS_PORT_RX_PF_MAP", 0x3c108, 0 },
	{ "MPS_PORT_RX_VF_MAP0", 0x3c10c, 0 },
	{ "MPS_PORT_RX_VF_MAP1", 0x3c110, 0 },
	{ "MPS_PORT_RX_VF_MAP2", 0x3c114, 0 },
	{ "MPS_PORT_RX_VF_MAP3", 0x3c118, 0 },
	{ "MPS_PORT_RX_IVLAN", 0x3c11c, 0 },
	{ "MPS_PORT_RX_OVLAN0", 0x3c120, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_OVLAN1", 0x3c124, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_OVLAN2", 0x3c128, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_OVLAN3", 0x3c12c, 0 },
		{ "OVLAN_MASK", 16, 16 },
		{ "OVLAN_ETYPE", 0, 16 },
	{ "MPS_PORT_RX_RSS_HASH", 0x3c130, 0 },
	{ "MPS_PORT_RX_RSS_CONTROL", 0x3c134, 0 },
		{ "RSS_CTRL", 16, 8 },
		{ "QUE_NUM", 0, 16 },
	{ "MPS_PORT_RX_CTL1", 0x3c138, 0 },
		{ "FIXED_PFVF_MAC", 13, 1 },
		{ "FIXED_PFVF_LPBK", 12, 1 },
		{ "FIXED_PFVF_LPBK_OV", 11, 1 },
		{ "FIXED_PF", 8, 3 },
		{ "FIXED_VF_VLD", 7, 1 },
		{ "FIXED_VF", 0, 7 },
	{ "MPS_PORT_RX_SPARE", 0x3c13c, 0 },
	{ "MPS_PORT_RX_PTP_RSS_HASH", 0x3c140, 0 },
	{ "MPS_PORT_RX_PTP_RSS_CONTROL", 0x3c144, 0 },
		{ "RSS_CTRL", 16, 8 },
		{ "QUE_NUM", 0, 16 },
	{ "MPS_TX_PRTY_SEL", 0x9400, 0 },
		{ "Ch4_Prty", 20, 3 },
		{ "Ch3_Prty", 16, 3 },
		{ "Ch2_Prty", 12, 3 },
		{ "Ch1_Prty", 8, 3 },
		{ "Ch0_Prty", 4, 3 },
		{ "TP_Source", 2, 2 },
		{ "NCSI_Source", 0, 2 },
	{ "MPS_TX_INT_ENABLE", 0x9404, 0 },
		{ "PortErr", 16, 1 },
		{ "FRMERR", 15, 1 },
		{ "SECNTERR", 14, 1 },
		{ "BUBBLE", 13, 1 },
		{ "TxDescFifo", 9, 4 },
		{ "TxDataFifo", 5, 4 },
		{ "Ncsi", 4, 1 },
		{ "TP", 0, 4 },
	{ "MPS_TX_INT_CAUSE", 0x9408, 0 },
		{ "PortErr", 16, 1 },
		{ "FRMERR", 15, 1 },
		{ "SECNTERR", 14, 1 },
		{ "BUBBLE", 13, 1 },
		{ "TxDescFifo", 9, 4 },
		{ "TxDataFifo", 5, 4 },
		{ "Ncsi", 4, 1 },
		{ "TP", 0, 4 },
	{ "MPS_TX_PERR_ENABLE", 0x9410, 0 },
		{ "TxDescFifo", 9, 4 },
		{ "TxDataFifo", 5, 4 },
		{ "Ncsi", 4, 1 },
		{ "TP", 0, 4 },
	{ "MPS_TX_PERR_INJECT", 0x9414, 0 },
		{ "MemSel", 1, 5 },
		{ "InjectDataErr", 0, 1 },
	{ "MPS_TX_SE_CNT_TP01", 0x9418, 0 },
		{ "SOP_CNT_1", 24, 8 },
		{ "EOP_CNT_1", 16, 8 },
		{ "SOP_CNT_0", 8, 8 },
		{ "EOP_CNT_0", 0, 8 },
	{ "MPS_TX_SE_CNT_TP23", 0x941c, 0 },
		{ "SOP_CNT_3", 24, 8 },
		{ "EOP_CNT_3", 16, 8 },
		{ "SOP_CNT_2", 8, 8 },
		{ "EOP_CNT_2", 0, 8 },
	{ "MPS_TX_SE_CNT_MAC01", 0x9420, 0 },
		{ "SOP_CNT_1", 24, 8 },
		{ "EOP_CNT_1", 16, 8 },
		{ "SOP_CNT_0", 8, 8 },
		{ "EOP_CNT_0", 0, 8 },
	{ "MPS_TX_SE_CNT_MAC23", 0x9424, 0 },
		{ "SOP_CNT_3", 24, 8 },
		{ "EOP_CNT_3", 16, 8 },
		{ "SOP_CNT_2", 8, 8 },
		{ "EOP_CNT_2", 0, 8 },
	{ "MPS_TX_SECNT_SPI_BUBBLE_ERR", 0x9428, 0 },
		{ "Bubble", 16, 8 },
		{ "Spi", 8, 8 },
		{ "SeCnt", 0, 8 },
	{ "MPS_TX_SECNT_BUBBLE_CLR", 0x942c, 0 },
		{ "NcsiSeCnt", 20, 1 },
		{ "LpbkSeCnt", 16, 4 },
		{ "Bubble", 8, 8 },
		{ "SeCnt", 0, 8 },
	{ "MPS_TX_PORT_ERR", 0x9430, 0 },
		{ "Lpbkpt3", 7, 1 },
		{ "Lpbkpt2", 6, 1 },
		{ "Lpbkpt1", 5, 1 },
		{ "Lpbkpt0", 4, 1 },
		{ "pt3", 3, 1 },
		{ "pt2", 2, 1 },
		{ "pt1", 1, 1 },
		{ "pt0", 0, 1 },
	{ "MPS_TX_LPBK_DROP_BP_CTL_CH0", 0x9434, 0 },
		{ "BpEn", 1, 1 },
		{ "DropEn", 0, 1 },
	{ "MPS_TX_LPBK_DROP_BP_CTL_CH1", 0x9438, 0 },
		{ "BpEn", 1, 1 },
		{ "DropEn", 0, 1 },
	{ "MPS_TX_LPBK_DROP_BP_CTL_CH2", 0x943c, 0 },
		{ "BpEn", 1, 1 },
		{ "DropEn", 0, 1 },
	{ "MPS_TX_LPBK_DROP_BP_CTL_CH3", 0x9440, 0 },
		{ "BpEn", 1, 1 },
		{ "DropEn", 0, 1 },
	{ "MPS_TX_DEBUG_REG_TP2TX_10", 0x9444, 0 },
		{ "SOPCh1", 31, 1 },
		{ "EOPCh1", 30, 1 },
		{ "SizeCh1", 26, 4 },
		{ "ErrCh1", 25, 1 },
		{ "FullCh1", 24, 1 },
		{ "ValidCh1", 23, 1 },
		{ "DataCh1", 16, 7 },
		{ "SOPCh0", 15, 1 },
		{ "EOPCh0", 14, 1 },
		{ "SizeCh0", 10, 4 },
		{ "ErrCh0", 9, 1 },
		{ "FullCh0", 8, 1 },
		{ "ValidCh0", 7, 1 },
		{ "DataCh0", 0, 7 },
	{ "MPS_TX_DEBUG_REG_TP2TX_32", 0x9448, 0 },
		{ "SOPCh3", 31, 1 },
		{ "EOPCh3", 30, 1 },
		{ "SizeCh3", 26, 4 },
		{ "ErrCh3", 25, 1 },
		{ "FullCh3", 24, 1 },
		{ "ValidCh3", 23, 1 },
		{ "DataCh3", 16, 7 },
		{ "SOPCh2", 15, 1 },
		{ "EOPCh2", 14, 1 },
		{ "SizeCh2", 10, 4 },
		{ "ErrCh2", 9, 1 },
		{ "FullCh2", 8, 1 },
		{ "ValidCh2", 7, 1 },
		{ "DataCh2", 0, 7 },
	{ "MPS_TX_DEBUG_REG_TX2MAC_10", 0x944c, 0 },
		{ "SOPPt1", 31, 1 },
		{ "EOPPt1", 30, 1 },
		{ "SizePt1", 26, 4 },
		{ "ErrPt1", 25, 1 },
		{ "FullPt1", 24, 1 },
		{ "ValidPt1", 23, 1 },
		{ "DataPt1", 16, 7 },
		{ "SOPPt0", 15, 1 },
		{ "EOPPt0", 14, 1 },
		{ "SizePt0", 10, 4 },
		{ "ErrPt0", 9, 1 },
		{ "FullPt0", 8, 1 },
		{ "ValidPt0", 7, 1 },
		{ "DataPt0", 0, 7 },
	{ "MPS_TX_DEBUG_REG_TX2MAC_32", 0x9450, 0 },
		{ "SOPPt3", 31, 1 },
		{ "EOPPt3", 30, 1 },
		{ "SizePt3", 26, 4 },
		{ "ErrPt3", 25, 1 },
		{ "FullPt3", 24, 1 },
		{ "ValidPt3", 23, 1 },
		{ "DataPt3", 16, 7 },
		{ "SOPPt2", 15, 1 },
		{ "EOPPt2", 14, 1 },
		{ "SizePt2", 10, 4 },
		{ "ErrPt2", 9, 1 },
		{ "FullPt2", 8, 1 },
		{ "ValidPt2", 7, 1 },
		{ "DataPt2", 0, 7 },
	{ "MPS_TX_SGE_CH_PAUSE_IGNR", 0x9454, 0 },
	{ "MPS_TX_DEBUG_SUBPART_SEL", 0x9458, 0 },
		{ "SubPrtH", 11, 5 },
		{ "PortH", 8, 3 },
		{ "SubPrtL", 3, 5 },
		{ "PortL", 0, 3 },
	{ "MPS_TX_PAD_CTL", 0x945c, 0 },
		{ "LpbkPadEnPt3", 7, 1 },
		{ "LpbkPadEnPt2", 6, 1 },
		{ "LpbkPadEnPt1", 5, 1 },
		{ "LpbkPadEnPt0", 4, 1 },
		{ "MacPadEnPt3", 3, 1 },
		{ "MacPadEnPt2", 2, 1 },
		{ "MacPadEnPt1", 1, 1 },
		{ "MacPadEnPt0", 0, 1 },
	{ "MPS_TX_PFVF_PORT_DROP_TP", 0x9460, 0 },
		{ "TP2MPS_Ch3", 24, 8 },
		{ "TP2MPS_Ch2", 16, 8 },
		{ "TP2MPS_Ch1", 8, 8 },
		{ "TP2MPS_Ch0", 0, 8 },
	{ "MPS_TX_PFVF_PORT_DROP_NCSI", 0x9464, 0 },
	{ "MPS_TX_PFVF_PORT_DROP_CTL", 0x9468, 0 },
		{ "PFNOVFDROP", 5, 1 },
		{ "NCSI_Ch4_CLR", 4, 1 },
		{ "TP2MPS_Ch3_CLR", 3, 1 },
		{ "TP2MPS_Ch2_CLR", 2, 1 },
		{ "TP2MPS_Ch1_CLR", 1, 1 },
		{ "TP2MPS_Ch0_CLR", 0, 1 },
	{ "MPS_TX_CGEN", 0x946c, 0 },
		{ "TxOutLpbk3_CGEN", 31, 1 },
		{ "TxOutLpbk2_CGEN", 30, 1 },
		{ "TxOutLpbk1_CGEN", 29, 1 },
		{ "TxOutLpbk0_CGEN", 28, 1 },
		{ "TxOutMAC3_CGEN", 27, 1 },
		{ "TxOutMAC2_CGEN", 26, 1 },
		{ "TxOutMAC1_CGEN", 25, 1 },
		{ "TxOutMAC0_CGEN", 24, 1 },
		{ "TxSchLpbk3_CGEN", 23, 1 },
		{ "TxSchLpbk2_CGEN", 22, 1 },
		{ "TxSchLpbk1_CGEN", 21, 1 },
		{ "TxSchLpbk0_CGEN", 20, 1 },
		{ "TxSchMAC3_CGEN", 19, 1 },
		{ "TxSchMAC2_CGEN", 18, 1 },
		{ "TxSchMAC1_CGEN", 17, 1 },
		{ "TxSchMAC0_CGEN", 16, 1 },
		{ "TxInCh4_CGEN", 15, 1 },
		{ "TxInCh3_CGEN", 14, 1 },
		{ "TxInCh2_CGEN", 13, 1 },
		{ "TxInCh1_CGEN", 12, 1 },
		{ "TxInCh0_CGEN", 11, 1 },
	{ "MPS_TX_CGEN_DYNAMIC", 0x9470, 0 },
		{ "TxOutLpbk3_CGEN", 31, 1 },
		{ "TxOutLpbk2_CGEN", 30, 1 },
		{ "TxOutLpbk1_CGEN", 29, 1 },
		{ "TxOutLpbk0_CGEN", 28, 1 },
		{ "TxOutMAC3_CGEN", 27, 1 },
		{ "TxOutMAC2_CGEN", 26, 1 },
		{ "TxOutMAC1_CGEN", 25, 1 },
		{ "TxOutMAC0_CGEN", 24, 1 },
		{ "TxSchLpbk3_CGEN", 23, 1 },
		{ "TxSchLpbk2_CGEN", 22, 1 },
		{ "TxSchLpbk1_CGEN", 21, 1 },
		{ "TxSchLpbk0_CGEN", 20, 1 },
		{ "TxSchMAC3_CGEN", 19, 1 },
		{ "TxSchMAC2_CGEN", 18, 1 },
		{ "TxSchMAC1_CGEN", 17, 1 },
		{ "TxSchMAC0_CGEN", 16, 1 },
		{ "TxInCh4_CGEN", 15, 1 },
		{ "TxInCh3_CGEN", 14, 1 },
		{ "TxInCh2_CGEN", 13, 1 },
		{ "TxInCh1_CGEN", 12, 1 },
		{ "TxInCh0_CGEN", 11, 1 },
	{ "MPS_PF_TX_QINQ_VLAN", 0x1e2e0, 0 },
		{ "ProtocolID", 16, 16 },
		{ "Priority", 13, 3 },
		{ "CFI", 12, 1 },
		{ "Tag", 0, 12 },
	{ "MPS_PF_TX_QINQ_VLAN", 0x1e6e0, 0 },
		{ "ProtocolID", 16, 16 },
		{ "Priority", 13, 3 },
		{ "CFI", 12, 1 },
		{ "Tag", 0, 12 },
	{ "MPS_PF_TX_QINQ_VLAN", 0x1eae0, 0 },
		{ "ProtocolID", 16, 16 },
		{ "Priority", 13, 3 },
		{ "CFI", 12, 1 },
		{ "Tag", 0, 12 },
	{ "MPS_PF_TX_QINQ_VLAN", 0x1eee0, 0 },
		{ "ProtocolID", 16, 16 },
		{ "Priority", 13, 3 },
		{ "CFI", 12, 1 },
		{ "Tag", 0, 12 },
	{ "MPS_PF_TX_QINQ_VLAN", 0x1f2e0, 0 },
		{ "ProtocolID", 16, 16 },
		{ "Priority", 13, 3 },
		{ "CFI", 12, 1 },
		{ "Tag", 0, 12 },
	{ "MPS_PF_TX_QINQ_VLAN", 0x1f6e0, 0 },
		{ "ProtocolID", 16, 16 },
		{ "Priority", 13, 3 },
		{ "CFI", 12, 1 },
		{ "Tag", 0, 12 },
	{ "MPS_PF_TX_QINQ_VLAN", 0x1fae0, 0 },
		{ "ProtocolID", 16, 16 },
		{ "Priority", 13, 3 },
		{ "CFI", 12, 1 },
		{ "Tag", 0, 12 },
	{ "MPS_PF_TX_QINQ_VLAN", 0x1fee0, 0 },
		{ "ProtocolID", 16, 16 },
		{ "Priority", 13, 3 },
		{ "CFI", 12, 1 },
		{ "Tag", 0, 12 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH0", 0x30190, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH1", 0x30194, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH2", 0x30198, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH3", 0x3019c, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH4", 0x301a0, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH0", 0x301a8, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH1", 0x301ac, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH2", 0x301b0, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH3", 0x301b4, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH4", 0x301b8, 0 },
	{ "MPS_PORT_TX_FIFO_CTL", 0x301c4, 0 },
		{ "FifoTh", 5, 9 },
		{ "FifoEn", 4, 1 },
		{ "MaxPktCnt", 0, 4 },
	{ "MPS_PORT_FPGA_PAUSE_CTL", 0x301c8, 0 },
	{ "MPS_PORT_TX_PAUSE_PENDING_STATUS", 0x301d0, 0 },
		{ "off_pending", 8, 8 },
		{ "on_pending", 0, 8 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH0", 0x34190, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH1", 0x34194, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH2", 0x34198, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH3", 0x3419c, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH4", 0x341a0, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH0", 0x341a8, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH1", 0x341ac, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH2", 0x341b0, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH3", 0x341b4, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH4", 0x341b8, 0 },
	{ "MPS_PORT_TX_FIFO_CTL", 0x341c4, 0 },
		{ "FifoTh", 5, 9 },
		{ "FifoEn", 4, 1 },
		{ "MaxPktCnt", 0, 4 },
	{ "MPS_PORT_FPGA_PAUSE_CTL", 0x341c8, 0 },
	{ "MPS_PORT_TX_PAUSE_PENDING_STATUS", 0x341d0, 0 },
		{ "off_pending", 8, 8 },
		{ "on_pending", 0, 8 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH0", 0x38190, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH1", 0x38194, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH2", 0x38198, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH3", 0x3819c, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH4", 0x381a0, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH0", 0x381a8, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH1", 0x381ac, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH2", 0x381b0, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH3", 0x381b4, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH4", 0x381b8, 0 },
	{ "MPS_PORT_TX_FIFO_CTL", 0x381c4, 0 },
		{ "FifoTh", 5, 9 },
		{ "FifoEn", 4, 1 },
		{ "MaxPktCnt", 0, 4 },
	{ "MPS_PORT_FPGA_PAUSE_CTL", 0x381c8, 0 },
	{ "MPS_PORT_TX_PAUSE_PENDING_STATUS", 0x381d0, 0 },
		{ "off_pending", 8, 8 },
		{ "on_pending", 0, 8 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH0", 0x3c190, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH1", 0x3c194, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH2", 0x3c198, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH3", 0x3c19c, 0 },
	{ "MPS_PORT_TX_MAC_RELOAD_CH4", 0x3c1a0, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH0", 0x3c1a8, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH1", 0x3c1ac, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH2", 0x3c1b0, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH3", 0x3c1b4, 0 },
	{ "MPS_PORT_TX_LPBK_RELOAD_CH4", 0x3c1b8, 0 },
	{ "MPS_PORT_TX_FIFO_CTL", 0x3c1c4, 0 },
		{ "FifoTh", 5, 9 },
		{ "FifoEn", 4, 1 },
		{ "MaxPktCnt", 0, 4 },
	{ "MPS_PORT_FPGA_PAUSE_CTL", 0x3c1c8, 0 },
	{ "MPS_PORT_TX_PAUSE_PENDING_STATUS", 0x3c1d0, 0 },
		{ "off_pending", 8, 8 },
		{ "on_pending", 0, 8 },
	{ "MPS_TRC_CFG", 0x9800, 0 },
		{ "TrcMultiRSSFilter", 5, 1 },
		{ "TrcFifoEmpty", 4, 1 },
		{ "TrcIgnoreDropInput", 3, 1 },
		{ "TrcKeepDuplicates", 2, 1 },
		{ "TrcEn", 1, 1 },
		{ "TrcMultiFilter", 0, 1 },
	{ "MPS_TRC_FILTER0_RSS_HASH", 0x9804, 0 },
	{ "MPS_TRC_FILTER0_RSS_CONTROL", 0x9808, 0 },
		{ "RssControl", 16, 8 },
		{ "QueueNumber", 0, 16 },
	{ "MPS_TRC_FILTER1_RSS_HASH", 0x9ff0, 0 },
	{ "MPS_TRC_FILTER1_RSS_CONTROL", 0x9ff4, 0 },
		{ "RssControl", 16, 8 },
		{ "QueueNumber", 0, 16 },
	{ "MPS_TRC_FILTER2_RSS_HASH", 0x9ff8, 0 },
	{ "MPS_TRC_FILTER2_RSS_CONTROL", 0x9ffc, 0 },
		{ "RssControl", 16, 8 },
		{ "QueueNumber", 0, 16 },
	{ "MPS_TRC_FILTER3_RSS_HASH", 0xa000, 0 },
	{ "MPS_TRC_FILTER3_RSS_CONTROL", 0xa004, 0 },
		{ "RssControl", 16, 8 },
		{ "QueueNumber", 0, 16 },
	{ "MPS_TRC_RSS_HASH", 0xa008, 0 },
	{ "MPS_TRC_RSS_CONTROL", 0xa00c, 0 },
		{ "RssControl", 16, 8 },
		{ "QueueNumber", 0, 16 },
	{ "MPS_TRC_VF_OFF_FILTER_0", 0xa010, 0 },
		{ "TrcMPS2TP_MacOnly", 20, 1 },
		{ "TrcAllMPS2TP", 19, 1 },
		{ "TrcAllTP2MPS", 18, 1 },
		{ "TrcAllVf", 17, 1 },
		{ "OffEn", 16, 1 },
		{ "VfFiltEn", 15, 1 },
		{ "VfFiltMask", 8, 7 },
		{ "VfFiltValid", 7, 1 },
		{ "VfFiltData", 0, 7 },
	{ "MPS_TRC_VF_OFF_FILTER_1", 0xa014, 0 },
		{ "TrcMPS2TP_MacOnly", 20, 1 },
		{ "TrcAllMPS2TP", 19, 1 },
		{ "TrcAllTP2MPS", 18, 1 },
		{ "TrcAllVf", 17, 1 },
		{ "OffEn", 16, 1 },
		{ "VfFiltEn", 15, 1 },
		{ "VfFiltMask", 8, 7 },
		{ "VfFiltValid", 7, 1 },
		{ "VfFiltData", 0, 7 },
	{ "MPS_TRC_VF_OFF_FILTER_2", 0xa018, 0 },
		{ "TrcMPS2TP_MacOnly", 20, 1 },
		{ "TrcAllMPS2TP", 19, 1 },
		{ "TrcAllTP2MPS", 18, 1 },
		{ "TrcAllVf", 17, 1 },
		{ "OffEn", 16, 1 },
		{ "VfFiltEn", 15, 1 },
		{ "VfFiltMask", 8, 7 },
		{ "VfFiltValid", 7, 1 },
		{ "VfFiltData", 0, 7 },
	{ "MPS_TRC_VF_OFF_FILTER_3", 0xa01c, 0 },
		{ "TrcMPS2TP_MacOnly", 20, 1 },
		{ "TrcAllMPS2TP", 19, 1 },
		{ "TrcAllTP2MPS", 18, 1 },
		{ "TrcAllVf", 17, 1 },
		{ "OffEn", 16, 1 },
		{ "VfFiltEn", 15, 1 },
		{ "VfFiltMask", 8, 7 },
		{ "VfFiltValid", 7, 1 },
		{ "VfFiltData", 0, 7 },
	{ "MPS_TRC_CGEN", 0xa020, 0 },
	{ "MPS_TRC_FILTER_MATCH_CTL_A", 0x9810, 0 },
		{ "TfInsertActLen", 27, 1 },
		{ "TfInsertTimer", 26, 1 },
		{ "TfInvertMatch", 25, 1 },
		{ "TfPktTooLarge", 24, 1 },
		{ "TfEn", 23, 1 },
		{ "TfPort", 18, 5 },
		{ "TfDrop", 17, 1 },
		{ "TfSopEopErr", 16, 1 },
		{ "TfLength", 8, 5 },
		{ "TfOffset", 0, 5 },
	{ "MPS_TRC_FILTER_MATCH_CTL_A", 0x9814, 0 },
		{ "TfInsertActLen", 27, 1 },
		{ "TfInsertTimer", 26, 1 },
		{ "TfInvertMatch", 25, 1 },
		{ "TfPktTooLarge", 24, 1 },
		{ "TfEn", 23, 1 },
		{ "TfPort", 18, 5 },
		{ "TfDrop", 17, 1 },
		{ "TfSopEopErr", 16, 1 },
		{ "TfLength", 8, 5 },
		{ "TfOffset", 0, 5 },
	{ "MPS_TRC_FILTER_MATCH_CTL_A", 0x9818, 0 },
		{ "TfInsertActLen", 27, 1 },
		{ "TfInsertTimer", 26, 1 },
		{ "TfInvertMatch", 25, 1 },
		{ "TfPktTooLarge", 24, 1 },
		{ "TfEn", 23, 1 },
		{ "TfPort", 18, 5 },
		{ "TfDrop", 17, 1 },
		{ "TfSopEopErr", 16, 1 },
		{ "TfLength", 8, 5 },
		{ "TfOffset", 0, 5 },
	{ "MPS_TRC_FILTER_MATCH_CTL_A", 0x981c, 0 },
		{ "TfInsertActLen", 27, 1 },
		{ "TfInsertTimer", 26, 1 },
		{ "TfInvertMatch", 25, 1 },
		{ "TfPktTooLarge", 24, 1 },
		{ "TfEn", 23, 1 },
		{ "TfPort", 18, 5 },
		{ "TfDrop", 17, 1 },
		{ "TfSopEopErr", 16, 1 },
		{ "TfLength", 8, 5 },
		{ "TfOffset", 0, 5 },
	{ "MPS_TRC_FILTER_MATCH_CTL_B", 0x9820, 0 },
		{ "TfMinPktSize", 16, 9 },
		{ "TfCaptureMax", 0, 14 },
	{ "MPS_TRC_FILTER_MATCH_CTL_B", 0x9824, 0 },
		{ "TfMinPktSize", 16, 9 },
		{ "TfCaptureMax", 0, 14 },
	{ "MPS_TRC_FILTER_MATCH_CTL_B", 0x9828, 0 },
		{ "TfMinPktSize", 16, 9 },
		{ "TfCaptureMax", 0, 14 },
	{ "MPS_TRC_FILTER_MATCH_CTL_B", 0x982c, 0 },
		{ "TfMinPktSize", 16, 9 },
		{ "TfCaptureMax", 0, 14 },
	{ "MPS_TRC_FILTER_RUNT_CTL", 0x9830, 0 },
	{ "MPS_TRC_FILTER_RUNT_CTL", 0x9834, 0 },
	{ "MPS_TRC_FILTER_RUNT_CTL", 0x9838, 0 },
	{ "MPS_TRC_FILTER_RUNT_CTL", 0x983c, 0 },
	{ "MPS_TRC_FILTER_DROP", 0x9840, 0 },
		{ "TfDropInpCount", 16, 16 },
		{ "TfDropBufferCount", 0, 16 },
	{ "MPS_TRC_FILTER_DROP", 0x9844, 0 },
		{ "TfDropInpCount", 16, 16 },
		{ "TfDropBufferCount", 0, 16 },
	{ "MPS_TRC_FILTER_DROP", 0x9848, 0 },
		{ "TfDropInpCount", 16, 16 },
		{ "TfDropBufferCount", 0, 16 },
	{ "MPS_TRC_FILTER_DROP", 0x984c, 0 },
		{ "TfDropInpCount", 16, 16 },
		{ "TfDropBufferCount", 0, 16 },
	{ "MPS_TRC_PERR_INJECT", 0x9850, 0 },
		{ "MemSel", 1, 4 },
		{ "InjectDataErr", 0, 1 },
	{ "MPS_TRC_PERR_ENABLE", 0x9854, 0 },
		{ "MiscPerr", 8, 1 },
		{ "PktFifo", 4, 4 },
		{ "FiltMem", 0, 4 },
	{ "MPS_TRC_INT_ENABLE", 0x9858, 0 },
		{ "PLErrEnb", 9, 1 },
		{ "MiscPerr", 8, 1 },
		{ "PktFifo", 4, 4 },
		{ "FiltMem", 0, 4 },
	{ "MPS_TRC_INT_CAUSE", 0x985c, 0 },
		{ "PLErrEnb", 9, 1 },
		{ "MiscPerr", 8, 1 },
		{ "PktFifo", 4, 4 },
		{ "FiltMem", 0, 4 },
	{ "MPS_TRC_TIMESTAMP_L", 0x9860, 0 },
	{ "MPS_TRC_TIMESTAMP_H", 0x9864, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c00, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c04, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c08, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c0c, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c10, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c14, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c18, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c1c, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c20, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c24, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c28, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c2c, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c30, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c34, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c38, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c3c, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c40, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c44, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c48, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c4c, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c50, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c54, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c58, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c5c, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c60, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c64, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c68, 0 },
	{ "MPS_TRC_FILTER0_MATCH", 0x9c6c, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9c80, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9c84, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9c88, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9c8c, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9c90, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9c94, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9c98, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9c9c, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9ca0, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9ca4, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9ca8, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9cac, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9cb0, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9cb4, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9cb8, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9cbc, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9cc0, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9cc4, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9cc8, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9ccc, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9cd0, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9cd4, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9cd8, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9cdc, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9ce0, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9ce4, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9ce8, 0 },
	{ "MPS_TRC_FILTER0_DONT_CARE", 0x9cec, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d00, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d04, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d08, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d0c, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d10, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d14, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d18, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d1c, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d20, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d24, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d28, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d2c, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d30, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d34, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d38, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d3c, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d40, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d44, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d48, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d4c, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d50, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d54, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d58, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d5c, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d60, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d64, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d68, 0 },
	{ "MPS_TRC_FILTER1_MATCH", 0x9d6c, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9d80, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9d84, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9d88, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9d8c, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9d90, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9d94, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9d98, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9d9c, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9da0, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9da4, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9da8, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9dac, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9db0, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9db4, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9db8, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9dbc, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9dc0, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9dc4, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9dc8, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9dcc, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9dd0, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9dd4, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9dd8, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9ddc, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9de0, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9de4, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9de8, 0 },
	{ "MPS_TRC_FILTER1_DONT_CARE", 0x9dec, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e00, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e04, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e08, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e0c, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e10, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e14, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e18, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e1c, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e20, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e24, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e28, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e2c, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e30, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e34, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e38, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e3c, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e40, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e44, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e48, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e4c, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e50, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e54, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e58, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e5c, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e60, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e64, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e68, 0 },
	{ "MPS_TRC_FILTER2_MATCH", 0x9e6c, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9e80, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9e84, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9e88, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9e8c, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9e90, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9e94, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9e98, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9e9c, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ea0, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ea4, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ea8, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9eac, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9eb0, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9eb4, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9eb8, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ebc, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ec0, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ec4, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ec8, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ecc, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ed0, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ed4, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ed8, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9edc, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ee0, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ee4, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9ee8, 0 },
	{ "MPS_TRC_FILTER2_DONT_CARE", 0x9eec, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f00, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f04, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f08, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f0c, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f10, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f14, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f18, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f1c, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f20, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f24, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f28, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f2c, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f30, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f34, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f38, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f3c, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f40, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f44, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f48, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f4c, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f50, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f54, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f58, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f5c, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f60, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f64, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f68, 0 },
	{ "MPS_TRC_FILTER3_MATCH", 0x9f6c, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9f80, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9f84, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9f88, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9f8c, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9f90, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9f94, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9f98, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9f9c, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fa0, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fa4, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fa8, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fac, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fb0, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fb4, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fb8, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fbc, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fc0, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fc4, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fc8, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fcc, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fd0, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fd4, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fd8, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fdc, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fe0, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fe4, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fe8, 0 },
	{ "MPS_TRC_FILTER3_DONT_CARE", 0x9fec, 0 },
	{ "MPS_STAT_CTL", 0x9600, 0 },
		{ "StatStopCtrl", 10, 1 },
		{ "StopStat", 9, 1 },
		{ "StatWriteCtrl", 8, 1 },
		{ "CountLbPF", 7, 1 },
		{ "CountLbVF", 6, 1 },
		{ "CountPauseMCRx", 5, 1 },
		{ "CountPauseStatRx", 4, 1 },
		{ "CountPauseMCTx", 3, 1 },
		{ "CountPauseStatTx", 2, 1 },
		{ "CountVFinPF", 1, 1 },
		{ "LpbkErrStat", 0, 1 },
	{ "MPS_STAT_INT_ENABLE", 0x9608, 0 },
	{ "MPS_STAT_INT_CAUSE", 0x960c, 0 },
	{ "MPS_STAT_PERR_INT_ENABLE_SRAM", 0x9610, 0 },
		{ "Rxbg", 27, 2 },
		{ "Rxpf", 22, 5 },
		{ "Txpf", 18, 4 },
		{ "Rxport", 11, 7 },
		{ "Lbport", 6, 5 },
		{ "Txport", 0, 6 },
	{ "MPS_STAT_PERR_INT_CAUSE_SRAM", 0x9614, 0 },
		{ "Rxbg", 27, 2 },
		{ "Rxpf", 22, 5 },
		{ "Txpf", 18, 4 },
		{ "Rxport", 11, 7 },
		{ "Lbport", 6, 5 },
		{ "Txport", 0, 6 },
	{ "MPS_STAT_PERR_ENABLE_SRAM", 0x9618, 0 },
		{ "Rxbg", 27, 2 },
		{ "Rxpf", 22, 5 },
		{ "Txpf", 18, 4 },
		{ "Rxport", 11, 7 },
		{ "Lbport", 6, 5 },
		{ "Txport", 0, 6 },
	{ "MPS_STAT_PERR_INT_ENABLE_TX_FIFO", 0x961c, 0 },
		{ "TxCh", 20, 4 },
		{ "Tx", 12, 8 },
		{ "Pause", 8, 4 },
		{ "Drop", 0, 8 },
	{ "MPS_STAT_PERR_INT_CAUSE_TX_FIFO", 0x9620, 0 },
		{ "TxCh", 20, 4 },
		{ "Tx", 12, 8 },
		{ "Pause", 8, 4 },
		{ "Drop", 0, 8 },
	{ "MPS_STAT_PERR_ENABLE_TX_FIFO", 0x9624, 0 },
		{ "TxCh", 20, 4 },
		{ "Tx", 12, 8 },
		{ "Pause", 8, 4 },
		{ "Drop", 0, 8 },
	{ "MPS_STAT_PERR_INT_ENABLE_RX_FIFO", 0x9628, 0 },
		{ "Pause", 20, 4 },
		{ "Lpbk", 16, 4 },
		{ "Nq", 8, 8 },
		{ "PV", 4, 4 },
		{ "Mac", 0, 4 },
	{ "MPS_STAT_PERR_INT_CAUSE_RX_FIFO", 0x962c, 0 },
		{ "Pause", 20, 4 },
		{ "Lpbk", 16, 4 },
		{ "Nq", 8, 8 },
		{ "PV", 4, 4 },
		{ "Mac", 0, 4 },
	{ "MPS_STAT_PERR_ENABLE_RX_FIFO", 0x9630, 0 },
		{ "Pause", 20, 4 },
		{ "Lpbk", 16, 4 },
		{ "Nq", 8, 8 },
		{ "PV", 4, 4 },
		{ "Mac", 0, 4 },
	{ "MPS_STAT_PERR_INJECT", 0x9634, 0 },
		{ "MemSel", 1, 7 },
		{ "InjectDataErr", 0, 1 },
	{ "MPS_STAT_DEBUG_SUB_SEL", 0x9638, 0 },
		{ "SubPrtH", 5, 5 },
		{ "SubPrtL", 0, 5 },
	{ "MPS_STAT_RX_BG_0_MAC_DROP_FRAME_L", 0x9640, 0 },
	{ "MPS_STAT_RX_BG_0_MAC_DROP_FRAME_H", 0x9644, 0 },
	{ "MPS_STAT_RX_BG_1_MAC_DROP_FRAME_L", 0x9648, 0 },
	{ "MPS_STAT_RX_BG_1_MAC_DROP_FRAME_H", 0x964c, 0 },
	{ "MPS_STAT_RX_BG_2_MAC_DROP_FRAME_L", 0x9650, 0 },
	{ "MPS_STAT_RX_BG_2_MAC_DROP_FRAME_H", 0x9654, 0 },
	{ "MPS_STAT_RX_BG_3_MAC_DROP_FRAME_L", 0x9658, 0 },
	{ "MPS_STAT_RX_BG_3_MAC_DROP_FRAME_H", 0x965c, 0 },
	{ "MPS_STAT_RX_BG_0_LB_DROP_FRAME_L", 0x9660, 0 },
	{ "MPS_STAT_RX_BG_0_LB_DROP_FRAME_H", 0x9664, 0 },
	{ "MPS_STAT_RX_BG_1_LB_DROP_FRAME_L", 0x9668, 0 },
	{ "MPS_STAT_RX_BG_1_LB_DROP_FRAME_H", 0x966c, 0 },
	{ "MPS_STAT_RX_BG_2_LB_DROP_FRAME_L", 0x9670, 0 },
	{ "MPS_STAT_RX_BG_2_LB_DROP_FRAME_H", 0x9674, 0 },
	{ "MPS_STAT_RX_BG_3_LB_DROP_FRAME_L", 0x9678, 0 },
	{ "MPS_STAT_RX_BG_3_LB_DROP_FRAME_H", 0x967c, 0 },
	{ "MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_L", 0x9680, 0 },
	{ "MPS_STAT_RX_BG_0_MAC_TRUNC_FRAME_H", 0x9684, 0 },
	{ "MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_L", 0x9688, 0 },
	{ "MPS_STAT_RX_BG_1_MAC_TRUNC_FRAME_H", 0x968c, 0 },
	{ "MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_L", 0x9690, 0 },
	{ "MPS_STAT_RX_BG_2_MAC_TRUNC_FRAME_H", 0x9694, 0 },
	{ "MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_L", 0x9698, 0 },
	{ "MPS_STAT_RX_BG_3_MAC_TRUNC_FRAME_H", 0x969c, 0 },
	{ "MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_L", 0x96a0, 0 },
	{ "MPS_STAT_RX_BG_0_LB_TRUNC_FRAME_H", 0x96a4, 0 },
	{ "MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_L", 0x96a8, 0 },
	{ "MPS_STAT_RX_BG_1_LB_TRUNC_FRAME_H", 0x96ac, 0 },
	{ "MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_L", 0x96b0, 0 },
	{ "MPS_STAT_RX_BG_2_LB_TRUNC_FRAME_H", 0x96b4, 0 },
	{ "MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_L", 0x96b8, 0 },
	{ "MPS_STAT_RX_BG_3_LB_TRUNC_FRAME_H", 0x96bc, 0 },
	{ "MPS_STAT_PERR_INT_ENABLE_SRAM1", 0x96c0, 0 },
		{ "Rxvf", 5, 3 },
		{ "Txvf", 0, 5 },
	{ "MPS_STAT_PERR_INT_CAUSE_SRAM1", 0x96c4, 0 },
		{ "Rxvf", 5, 3 },
		{ "Txvf", 0, 5 },
	{ "MPS_STAT_PERR_ENABLE_SRAM1", 0x96c8, 0 },
		{ "Rxvf", 5, 3 },
		{ "Txvf", 0, 5 },
	{ "MPS_STAT_STOP_UPD_BG", 0x96cc, 0 },
	{ "MPS_STAT_STOP_UPD_PORT", 0x96d0, 0 },
		{ "PtLpbk", 8, 4 },
		{ "PtTx", 4, 4 },
		{ "PtRx", 0, 4 },
	{ "MPS_STAT_STOP_UPD_PF", 0x96d4, 0 },
		{ "PFTx", 8, 8 },
		{ "PFRx", 0, 8 },
	{ "MPS_STAT_STOP_UPD_TX_VF_0_31", 0x96d8, 0 },
	{ "MPS_STAT_STOP_UPD_TX_VF_32_63", 0x96dc, 0 },
	{ "MPS_STAT_STOP_UPD_TX_VF_64_95", 0x96e0, 0 },
	{ "MPS_STAT_STOP_UPD_TX_VF_96_127", 0x96e4, 0 },
	{ "MPS_STAT_STOP_UPD_RX_VF_0_31", 0x96e8, 0 },
	{ "MPS_STAT_STOP_UPD_RX_VF_32_63", 0x96ec, 0 },
	{ "MPS_STAT_STOP_UPD_RX_VF_64_95", 0x96f0, 0 },
	{ "MPS_STAT_STOP_UPD_RX_VF_96_127", 0x96f4, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BYTES_L", 0x30400, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BYTES_H", 0x30404, 0 },
	{ "MPS_PORT_STAT_TX_PORT_FRAMES_L", 0x30408, 0 },
	{ "MPS_PORT_STAT_TX_PORT_FRAMES_H", 0x3040c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BCAST_L", 0x30410, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BCAST_H", 0x30414, 0 },
	{ "MPS_PORT_STAT_TX_PORT_MCAST_L", 0x30418, 0 },
	{ "MPS_PORT_STAT_TX_PORT_MCAST_H", 0x3041c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_UCAST_L", 0x30420, 0 },
	{ "MPS_PORT_STAT_TX_PORT_UCAST_H", 0x30424, 0 },
	{ "MPS_PORT_STAT_TX_PORT_ERROR_L", 0x30428, 0 },
	{ "MPS_PORT_STAT_TX_PORT_ERROR_H", 0x3042c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_64B_L", 0x30430, 0 },
	{ "MPS_PORT_STAT_TX_PORT_64B_H", 0x30434, 0 },
	{ "MPS_PORT_STAT_TX_PORT_65B_127B_L", 0x30438, 0 },
	{ "MPS_PORT_STAT_TX_PORT_65B_127B_H", 0x3043c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_128B_255B_L", 0x30440, 0 },
	{ "MPS_PORT_STAT_TX_PORT_128B_255B_H", 0x30444, 0 },
	{ "MPS_PORT_STAT_TX_PORT_256B_511B_L", 0x30448, 0 },
	{ "MPS_PORT_STAT_TX_PORT_256B_511B_H", 0x3044c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_512B_1023B_L", 0x30450, 0 },
	{ "MPS_PORT_STAT_TX_PORT_512B_1023B_H", 0x30454, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1024B_1518B_L", 0x30458, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1024B_1518B_H", 0x3045c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1519B_MAX_L", 0x30460, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1519B_MAX_H", 0x30464, 0 },
	{ "MPS_PORT_STAT_TX_PORT_DROP_L", 0x30468, 0 },
	{ "MPS_PORT_STAT_TX_PORT_DROP_H", 0x3046c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PAUSE_L", 0x30470, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PAUSE_H", 0x30474, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP0_L", 0x30478, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP0_H", 0x3047c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP1_L", 0x30480, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP1_H", 0x30484, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP2_L", 0x30488, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP2_H", 0x3048c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP3_L", 0x30490, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP3_H", 0x30494, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP4_L", 0x30498, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP4_H", 0x3049c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP5_L", 0x304a0, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP5_H", 0x304a4, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP6_L", 0x304a8, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP6_H", 0x304ac, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP7_L", 0x304b0, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP7_H", 0x304b4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BYTES_L", 0x304c0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BYTES_H", 0x304c4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_FRAMES_L", 0x304c8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_FRAMES_H", 0x304cc, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BCAST_L", 0x304d0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BCAST_H", 0x304d4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_MCAST_L", 0x304d8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_MCAST_H", 0x304dc, 0 },
	{ "MPS_PORT_STAT_LB_PORT_UCAST_L", 0x304e0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_UCAST_H", 0x304e4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_ERROR_L", 0x304e8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_ERROR_H", 0x304ec, 0 },
	{ "MPS_PORT_STAT_LB_PORT_64B_L", 0x304f0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_64B_H", 0x304f4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_65B_127B_L", 0x304f8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_65B_127B_H", 0x304fc, 0 },
	{ "MPS_PORT_STAT_LB_PORT_128B_255B_L", 0x30500, 0 },
	{ "MPS_PORT_STAT_LB_PORT_128B_255B_H", 0x30504, 0 },
	{ "MPS_PORT_STAT_LB_PORT_256B_511B_L", 0x30508, 0 },
	{ "MPS_PORT_STAT_LB_PORT_256B_511B_H", 0x3050c, 0 },
	{ "MPS_PORT_STAT_LB_PORT_512B_1023B_L", 0x30510, 0 },
	{ "MPS_PORT_STAT_LB_PORT_512B_1023B_H", 0x30514, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1024B_1518B_L", 0x30518, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1024B_1518B_H", 0x3051c, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1519B_MAX_L", 0x30520, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1519B_MAX_H", 0x30524, 0 },
	{ "MPS_PORT_STAT_LB_PORT_DROP_FRAMES_L", 0x30528, 0 },
	{ "MPS_PORT_STAT_LB_PORT_DROP_FRAMES_H", 0x3052c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BYTES_L", 0x30540, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BYTES_H", 0x30544, 0 },
	{ "MPS_PORT_STAT_RX_PORT_FRAMES_L", 0x30548, 0 },
	{ "MPS_PORT_STAT_RX_PORT_FRAMES_H", 0x3054c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BCAST_L", 0x30550, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BCAST_H", 0x30554, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MCAST_L", 0x30558, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MCAST_H", 0x3055c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_UCAST_L", 0x30560, 0 },
	{ "MPS_PORT_STAT_RX_PORT_UCAST_H", 0x30564, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_ERROR_L", 0x30568, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_ERROR_H", 0x3056c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_L", 0x30570, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_H", 0x30574, 0 },
	{ "MPS_PORT_STAT_RX_PORT_CRC_ERROR_L", 0x30578, 0 },
	{ "MPS_PORT_STAT_RX_PORT_CRC_ERROR_H", 0x3057c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LEN_ERROR_L", 0x30580, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LEN_ERROR_H", 0x30584, 0 },
	{ "MPS_PORT_STAT_RX_PORT_SYM_ERROR_L", 0x30588, 0 },
	{ "MPS_PORT_STAT_RX_PORT_SYM_ERROR_H", 0x3058c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_64B_L", 0x30590, 0 },
	{ "MPS_PORT_STAT_RX_PORT_64B_H", 0x30594, 0 },
	{ "MPS_PORT_STAT_RX_PORT_65B_127B_L", 0x30598, 0 },
	{ "MPS_PORT_STAT_RX_PORT_65B_127B_H", 0x3059c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_128B_255B_L", 0x305a0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_128B_255B_H", 0x305a4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_256B_511B_L", 0x305a8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_256B_511B_H", 0x305ac, 0 },
	{ "MPS_PORT_STAT_RX_PORT_512B_1023B_L", 0x305b0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_512B_1023B_H", 0x305b4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1024B_1518B_L", 0x305b8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1024B_1518B_H", 0x305bc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1519B_MAX_L", 0x305c0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1519B_MAX_H", 0x305c4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PAUSE_L", 0x305c8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PAUSE_H", 0x305cc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP0_L", 0x305d0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP0_H", 0x305d4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP1_L", 0x305d8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP1_H", 0x305dc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP2_L", 0x305e0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP2_H", 0x305e4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP3_L", 0x305e8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP3_H", 0x305ec, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP4_L", 0x305f0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP4_H", 0x305f4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP5_L", 0x305f8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP5_H", 0x305fc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP6_L", 0x30600, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP6_H", 0x30604, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP7_L", 0x30608, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP7_H", 0x3060c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LESS_64B_L", 0x30610, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LESS_64B_H", 0x30614, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MAC_ERROR_L", 0x30618, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MAC_ERROR_H", 0x3061c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BYTES_L", 0x34400, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BYTES_H", 0x34404, 0 },
	{ "MPS_PORT_STAT_TX_PORT_FRAMES_L", 0x34408, 0 },
	{ "MPS_PORT_STAT_TX_PORT_FRAMES_H", 0x3440c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BCAST_L", 0x34410, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BCAST_H", 0x34414, 0 },
	{ "MPS_PORT_STAT_TX_PORT_MCAST_L", 0x34418, 0 },
	{ "MPS_PORT_STAT_TX_PORT_MCAST_H", 0x3441c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_UCAST_L", 0x34420, 0 },
	{ "MPS_PORT_STAT_TX_PORT_UCAST_H", 0x34424, 0 },
	{ "MPS_PORT_STAT_TX_PORT_ERROR_L", 0x34428, 0 },
	{ "MPS_PORT_STAT_TX_PORT_ERROR_H", 0x3442c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_64B_L", 0x34430, 0 },
	{ "MPS_PORT_STAT_TX_PORT_64B_H", 0x34434, 0 },
	{ "MPS_PORT_STAT_TX_PORT_65B_127B_L", 0x34438, 0 },
	{ "MPS_PORT_STAT_TX_PORT_65B_127B_H", 0x3443c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_128B_255B_L", 0x34440, 0 },
	{ "MPS_PORT_STAT_TX_PORT_128B_255B_H", 0x34444, 0 },
	{ "MPS_PORT_STAT_TX_PORT_256B_511B_L", 0x34448, 0 },
	{ "MPS_PORT_STAT_TX_PORT_256B_511B_H", 0x3444c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_512B_1023B_L", 0x34450, 0 },
	{ "MPS_PORT_STAT_TX_PORT_512B_1023B_H", 0x34454, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1024B_1518B_L", 0x34458, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1024B_1518B_H", 0x3445c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1519B_MAX_L", 0x34460, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1519B_MAX_H", 0x34464, 0 },
	{ "MPS_PORT_STAT_TX_PORT_DROP_L", 0x34468, 0 },
	{ "MPS_PORT_STAT_TX_PORT_DROP_H", 0x3446c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PAUSE_L", 0x34470, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PAUSE_H", 0x34474, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP0_L", 0x34478, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP0_H", 0x3447c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP1_L", 0x34480, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP1_H", 0x34484, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP2_L", 0x34488, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP2_H", 0x3448c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP3_L", 0x34490, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP3_H", 0x34494, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP4_L", 0x34498, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP4_H", 0x3449c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP5_L", 0x344a0, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP5_H", 0x344a4, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP6_L", 0x344a8, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP6_H", 0x344ac, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP7_L", 0x344b0, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP7_H", 0x344b4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BYTES_L", 0x344c0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BYTES_H", 0x344c4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_FRAMES_L", 0x344c8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_FRAMES_H", 0x344cc, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BCAST_L", 0x344d0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BCAST_H", 0x344d4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_MCAST_L", 0x344d8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_MCAST_H", 0x344dc, 0 },
	{ "MPS_PORT_STAT_LB_PORT_UCAST_L", 0x344e0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_UCAST_H", 0x344e4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_ERROR_L", 0x344e8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_ERROR_H", 0x344ec, 0 },
	{ "MPS_PORT_STAT_LB_PORT_64B_L", 0x344f0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_64B_H", 0x344f4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_65B_127B_L", 0x344f8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_65B_127B_H", 0x344fc, 0 },
	{ "MPS_PORT_STAT_LB_PORT_128B_255B_L", 0x34500, 0 },
	{ "MPS_PORT_STAT_LB_PORT_128B_255B_H", 0x34504, 0 },
	{ "MPS_PORT_STAT_LB_PORT_256B_511B_L", 0x34508, 0 },
	{ "MPS_PORT_STAT_LB_PORT_256B_511B_H", 0x3450c, 0 },
	{ "MPS_PORT_STAT_LB_PORT_512B_1023B_L", 0x34510, 0 },
	{ "MPS_PORT_STAT_LB_PORT_512B_1023B_H", 0x34514, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1024B_1518B_L", 0x34518, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1024B_1518B_H", 0x3451c, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1519B_MAX_L", 0x34520, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1519B_MAX_H", 0x34524, 0 },
	{ "MPS_PORT_STAT_LB_PORT_DROP_FRAMES_L", 0x34528, 0 },
	{ "MPS_PORT_STAT_LB_PORT_DROP_FRAMES_H", 0x3452c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BYTES_L", 0x34540, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BYTES_H", 0x34544, 0 },
	{ "MPS_PORT_STAT_RX_PORT_FRAMES_L", 0x34548, 0 },
	{ "MPS_PORT_STAT_RX_PORT_FRAMES_H", 0x3454c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BCAST_L", 0x34550, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BCAST_H", 0x34554, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MCAST_L", 0x34558, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MCAST_H", 0x3455c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_UCAST_L", 0x34560, 0 },
	{ "MPS_PORT_STAT_RX_PORT_UCAST_H", 0x34564, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_ERROR_L", 0x34568, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_ERROR_H", 0x3456c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_L", 0x34570, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_H", 0x34574, 0 },
	{ "MPS_PORT_STAT_RX_PORT_CRC_ERROR_L", 0x34578, 0 },
	{ "MPS_PORT_STAT_RX_PORT_CRC_ERROR_H", 0x3457c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LEN_ERROR_L", 0x34580, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LEN_ERROR_H", 0x34584, 0 },
	{ "MPS_PORT_STAT_RX_PORT_SYM_ERROR_L", 0x34588, 0 },
	{ "MPS_PORT_STAT_RX_PORT_SYM_ERROR_H", 0x3458c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_64B_L", 0x34590, 0 },
	{ "MPS_PORT_STAT_RX_PORT_64B_H", 0x34594, 0 },
	{ "MPS_PORT_STAT_RX_PORT_65B_127B_L", 0x34598, 0 },
	{ "MPS_PORT_STAT_RX_PORT_65B_127B_H", 0x3459c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_128B_255B_L", 0x345a0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_128B_255B_H", 0x345a4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_256B_511B_L", 0x345a8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_256B_511B_H", 0x345ac, 0 },
	{ "MPS_PORT_STAT_RX_PORT_512B_1023B_L", 0x345b0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_512B_1023B_H", 0x345b4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1024B_1518B_L", 0x345b8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1024B_1518B_H", 0x345bc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1519B_MAX_L", 0x345c0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1519B_MAX_H", 0x345c4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PAUSE_L", 0x345c8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PAUSE_H", 0x345cc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP0_L", 0x345d0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP0_H", 0x345d4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP1_L", 0x345d8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP1_H", 0x345dc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP2_L", 0x345e0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP2_H", 0x345e4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP3_L", 0x345e8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP3_H", 0x345ec, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP4_L", 0x345f0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP4_H", 0x345f4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP5_L", 0x345f8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP5_H", 0x345fc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP6_L", 0x34600, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP6_H", 0x34604, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP7_L", 0x34608, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP7_H", 0x3460c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LESS_64B_L", 0x34610, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LESS_64B_H", 0x34614, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MAC_ERROR_L", 0x34618, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MAC_ERROR_H", 0x3461c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BYTES_L", 0x38400, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BYTES_H", 0x38404, 0 },
	{ "MPS_PORT_STAT_TX_PORT_FRAMES_L", 0x38408, 0 },
	{ "MPS_PORT_STAT_TX_PORT_FRAMES_H", 0x3840c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BCAST_L", 0x38410, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BCAST_H", 0x38414, 0 },
	{ "MPS_PORT_STAT_TX_PORT_MCAST_L", 0x38418, 0 },
	{ "MPS_PORT_STAT_TX_PORT_MCAST_H", 0x3841c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_UCAST_L", 0x38420, 0 },
	{ "MPS_PORT_STAT_TX_PORT_UCAST_H", 0x38424, 0 },
	{ "MPS_PORT_STAT_TX_PORT_ERROR_L", 0x38428, 0 },
	{ "MPS_PORT_STAT_TX_PORT_ERROR_H", 0x3842c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_64B_L", 0x38430, 0 },
	{ "MPS_PORT_STAT_TX_PORT_64B_H", 0x38434, 0 },
	{ "MPS_PORT_STAT_TX_PORT_65B_127B_L", 0x38438, 0 },
	{ "MPS_PORT_STAT_TX_PORT_65B_127B_H", 0x3843c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_128B_255B_L", 0x38440, 0 },
	{ "MPS_PORT_STAT_TX_PORT_128B_255B_H", 0x38444, 0 },
	{ "MPS_PORT_STAT_TX_PORT_256B_511B_L", 0x38448, 0 },
	{ "MPS_PORT_STAT_TX_PORT_256B_511B_H", 0x3844c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_512B_1023B_L", 0x38450, 0 },
	{ "MPS_PORT_STAT_TX_PORT_512B_1023B_H", 0x38454, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1024B_1518B_L", 0x38458, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1024B_1518B_H", 0x3845c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1519B_MAX_L", 0x38460, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1519B_MAX_H", 0x38464, 0 },
	{ "MPS_PORT_STAT_TX_PORT_DROP_L", 0x38468, 0 },
	{ "MPS_PORT_STAT_TX_PORT_DROP_H", 0x3846c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PAUSE_L", 0x38470, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PAUSE_H", 0x38474, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP0_L", 0x38478, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP0_H", 0x3847c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP1_L", 0x38480, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP1_H", 0x38484, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP2_L", 0x38488, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP2_H", 0x3848c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP3_L", 0x38490, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP3_H", 0x38494, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP4_L", 0x38498, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP4_H", 0x3849c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP5_L", 0x384a0, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP5_H", 0x384a4, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP6_L", 0x384a8, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP6_H", 0x384ac, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP7_L", 0x384b0, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP7_H", 0x384b4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BYTES_L", 0x384c0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BYTES_H", 0x384c4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_FRAMES_L", 0x384c8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_FRAMES_H", 0x384cc, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BCAST_L", 0x384d0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BCAST_H", 0x384d4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_MCAST_L", 0x384d8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_MCAST_H", 0x384dc, 0 },
	{ "MPS_PORT_STAT_LB_PORT_UCAST_L", 0x384e0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_UCAST_H", 0x384e4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_ERROR_L", 0x384e8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_ERROR_H", 0x384ec, 0 },
	{ "MPS_PORT_STAT_LB_PORT_64B_L", 0x384f0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_64B_H", 0x384f4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_65B_127B_L", 0x384f8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_65B_127B_H", 0x384fc, 0 },
	{ "MPS_PORT_STAT_LB_PORT_128B_255B_L", 0x38500, 0 },
	{ "MPS_PORT_STAT_LB_PORT_128B_255B_H", 0x38504, 0 },
	{ "MPS_PORT_STAT_LB_PORT_256B_511B_L", 0x38508, 0 },
	{ "MPS_PORT_STAT_LB_PORT_256B_511B_H", 0x3850c, 0 },
	{ "MPS_PORT_STAT_LB_PORT_512B_1023B_L", 0x38510, 0 },
	{ "MPS_PORT_STAT_LB_PORT_512B_1023B_H", 0x38514, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1024B_1518B_L", 0x38518, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1024B_1518B_H", 0x3851c, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1519B_MAX_L", 0x38520, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1519B_MAX_H", 0x38524, 0 },
	{ "MPS_PORT_STAT_LB_PORT_DROP_FRAMES_L", 0x38528, 0 },
	{ "MPS_PORT_STAT_LB_PORT_DROP_FRAMES_H", 0x3852c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BYTES_L", 0x38540, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BYTES_H", 0x38544, 0 },
	{ "MPS_PORT_STAT_RX_PORT_FRAMES_L", 0x38548, 0 },
	{ "MPS_PORT_STAT_RX_PORT_FRAMES_H", 0x3854c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BCAST_L", 0x38550, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BCAST_H", 0x38554, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MCAST_L", 0x38558, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MCAST_H", 0x3855c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_UCAST_L", 0x38560, 0 },
	{ "MPS_PORT_STAT_RX_PORT_UCAST_H", 0x38564, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_ERROR_L", 0x38568, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_ERROR_H", 0x3856c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_L", 0x38570, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_H", 0x38574, 0 },
	{ "MPS_PORT_STAT_RX_PORT_CRC_ERROR_L", 0x38578, 0 },
	{ "MPS_PORT_STAT_RX_PORT_CRC_ERROR_H", 0x3857c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LEN_ERROR_L", 0x38580, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LEN_ERROR_H", 0x38584, 0 },
	{ "MPS_PORT_STAT_RX_PORT_SYM_ERROR_L", 0x38588, 0 },
	{ "MPS_PORT_STAT_RX_PORT_SYM_ERROR_H", 0x3858c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_64B_L", 0x38590, 0 },
	{ "MPS_PORT_STAT_RX_PORT_64B_H", 0x38594, 0 },
	{ "MPS_PORT_STAT_RX_PORT_65B_127B_L", 0x38598, 0 },
	{ "MPS_PORT_STAT_RX_PORT_65B_127B_H", 0x3859c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_128B_255B_L", 0x385a0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_128B_255B_H", 0x385a4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_256B_511B_L", 0x385a8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_256B_511B_H", 0x385ac, 0 },
	{ "MPS_PORT_STAT_RX_PORT_512B_1023B_L", 0x385b0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_512B_1023B_H", 0x385b4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1024B_1518B_L", 0x385b8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1024B_1518B_H", 0x385bc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1519B_MAX_L", 0x385c0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1519B_MAX_H", 0x385c4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PAUSE_L", 0x385c8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PAUSE_H", 0x385cc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP0_L", 0x385d0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP0_H", 0x385d4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP1_L", 0x385d8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP1_H", 0x385dc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP2_L", 0x385e0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP2_H", 0x385e4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP3_L", 0x385e8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP3_H", 0x385ec, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP4_L", 0x385f0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP4_H", 0x385f4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP5_L", 0x385f8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP5_H", 0x385fc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP6_L", 0x38600, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP6_H", 0x38604, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP7_L", 0x38608, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP7_H", 0x3860c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LESS_64B_L", 0x38610, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LESS_64B_H", 0x38614, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MAC_ERROR_L", 0x38618, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MAC_ERROR_H", 0x3861c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BYTES_L", 0x3c400, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BYTES_H", 0x3c404, 0 },
	{ "MPS_PORT_STAT_TX_PORT_FRAMES_L", 0x3c408, 0 },
	{ "MPS_PORT_STAT_TX_PORT_FRAMES_H", 0x3c40c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BCAST_L", 0x3c410, 0 },
	{ "MPS_PORT_STAT_TX_PORT_BCAST_H", 0x3c414, 0 },
	{ "MPS_PORT_STAT_TX_PORT_MCAST_L", 0x3c418, 0 },
	{ "MPS_PORT_STAT_TX_PORT_MCAST_H", 0x3c41c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_UCAST_L", 0x3c420, 0 },
	{ "MPS_PORT_STAT_TX_PORT_UCAST_H", 0x3c424, 0 },
	{ "MPS_PORT_STAT_TX_PORT_ERROR_L", 0x3c428, 0 },
	{ "MPS_PORT_STAT_TX_PORT_ERROR_H", 0x3c42c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_64B_L", 0x3c430, 0 },
	{ "MPS_PORT_STAT_TX_PORT_64B_H", 0x3c434, 0 },
	{ "MPS_PORT_STAT_TX_PORT_65B_127B_L", 0x3c438, 0 },
	{ "MPS_PORT_STAT_TX_PORT_65B_127B_H", 0x3c43c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_128B_255B_L", 0x3c440, 0 },
	{ "MPS_PORT_STAT_TX_PORT_128B_255B_H", 0x3c444, 0 },
	{ "MPS_PORT_STAT_TX_PORT_256B_511B_L", 0x3c448, 0 },
	{ "MPS_PORT_STAT_TX_PORT_256B_511B_H", 0x3c44c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_512B_1023B_L", 0x3c450, 0 },
	{ "MPS_PORT_STAT_TX_PORT_512B_1023B_H", 0x3c454, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1024B_1518B_L", 0x3c458, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1024B_1518B_H", 0x3c45c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1519B_MAX_L", 0x3c460, 0 },
	{ "MPS_PORT_STAT_TX_PORT_1519B_MAX_H", 0x3c464, 0 },
	{ "MPS_PORT_STAT_TX_PORT_DROP_L", 0x3c468, 0 },
	{ "MPS_PORT_STAT_TX_PORT_DROP_H", 0x3c46c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PAUSE_L", 0x3c470, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PAUSE_H", 0x3c474, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP0_L", 0x3c478, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP0_H", 0x3c47c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP1_L", 0x3c480, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP1_H", 0x3c484, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP2_L", 0x3c488, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP2_H", 0x3c48c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP3_L", 0x3c490, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP3_H", 0x3c494, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP4_L", 0x3c498, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP4_H", 0x3c49c, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP5_L", 0x3c4a0, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP5_H", 0x3c4a4, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP6_L", 0x3c4a8, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP6_H", 0x3c4ac, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP7_L", 0x3c4b0, 0 },
	{ "MPS_PORT_STAT_TX_PORT_PPP7_H", 0x3c4b4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BYTES_L", 0x3c4c0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BYTES_H", 0x3c4c4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_FRAMES_L", 0x3c4c8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_FRAMES_H", 0x3c4cc, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BCAST_L", 0x3c4d0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_BCAST_H", 0x3c4d4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_MCAST_L", 0x3c4d8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_MCAST_H", 0x3c4dc, 0 },
	{ "MPS_PORT_STAT_LB_PORT_UCAST_L", 0x3c4e0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_UCAST_H", 0x3c4e4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_ERROR_L", 0x3c4e8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_ERROR_H", 0x3c4ec, 0 },
	{ "MPS_PORT_STAT_LB_PORT_64B_L", 0x3c4f0, 0 },
	{ "MPS_PORT_STAT_LB_PORT_64B_H", 0x3c4f4, 0 },
	{ "MPS_PORT_STAT_LB_PORT_65B_127B_L", 0x3c4f8, 0 },
	{ "MPS_PORT_STAT_LB_PORT_65B_127B_H", 0x3c4fc, 0 },
	{ "MPS_PORT_STAT_LB_PORT_128B_255B_L", 0x3c500, 0 },
	{ "MPS_PORT_STAT_LB_PORT_128B_255B_H", 0x3c504, 0 },
	{ "MPS_PORT_STAT_LB_PORT_256B_511B_L", 0x3c508, 0 },
	{ "MPS_PORT_STAT_LB_PORT_256B_511B_H", 0x3c50c, 0 },
	{ "MPS_PORT_STAT_LB_PORT_512B_1023B_L", 0x3c510, 0 },
	{ "MPS_PORT_STAT_LB_PORT_512B_1023B_H", 0x3c514, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1024B_1518B_L", 0x3c518, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1024B_1518B_H", 0x3c51c, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1519B_MAX_L", 0x3c520, 0 },
	{ "MPS_PORT_STAT_LB_PORT_1519B_MAX_H", 0x3c524, 0 },
	{ "MPS_PORT_STAT_LB_PORT_DROP_FRAMES_L", 0x3c528, 0 },
	{ "MPS_PORT_STAT_LB_PORT_DROP_FRAMES_H", 0x3c52c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BYTES_L", 0x3c540, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BYTES_H", 0x3c544, 0 },
	{ "MPS_PORT_STAT_RX_PORT_FRAMES_L", 0x3c548, 0 },
	{ "MPS_PORT_STAT_RX_PORT_FRAMES_H", 0x3c54c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BCAST_L", 0x3c550, 0 },
	{ "MPS_PORT_STAT_RX_PORT_BCAST_H", 0x3c554, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MCAST_L", 0x3c558, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MCAST_H", 0x3c55c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_UCAST_L", 0x3c560, 0 },
	{ "MPS_PORT_STAT_RX_PORT_UCAST_H", 0x3c564, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_ERROR_L", 0x3c568, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_ERROR_H", 0x3c56c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_L", 0x3c570, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_H", 0x3c574, 0 },
	{ "MPS_PORT_STAT_RX_PORT_CRC_ERROR_L", 0x3c578, 0 },
	{ "MPS_PORT_STAT_RX_PORT_CRC_ERROR_H", 0x3c57c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LEN_ERROR_L", 0x3c580, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LEN_ERROR_H", 0x3c584, 0 },
	{ "MPS_PORT_STAT_RX_PORT_SYM_ERROR_L", 0x3c588, 0 },
	{ "MPS_PORT_STAT_RX_PORT_SYM_ERROR_H", 0x3c58c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_64B_L", 0x3c590, 0 },
	{ "MPS_PORT_STAT_RX_PORT_64B_H", 0x3c594, 0 },
	{ "MPS_PORT_STAT_RX_PORT_65B_127B_L", 0x3c598, 0 },
	{ "MPS_PORT_STAT_RX_PORT_65B_127B_H", 0x3c59c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_128B_255B_L", 0x3c5a0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_128B_255B_H", 0x3c5a4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_256B_511B_L", 0x3c5a8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_256B_511B_H", 0x3c5ac, 0 },
	{ "MPS_PORT_STAT_RX_PORT_512B_1023B_L", 0x3c5b0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_512B_1023B_H", 0x3c5b4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1024B_1518B_L", 0x3c5b8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1024B_1518B_H", 0x3c5bc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1519B_MAX_L", 0x3c5c0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_1519B_MAX_H", 0x3c5c4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PAUSE_L", 0x3c5c8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PAUSE_H", 0x3c5cc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP0_L", 0x3c5d0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP0_H", 0x3c5d4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP1_L", 0x3c5d8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP1_H", 0x3c5dc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP2_L", 0x3c5e0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP2_H", 0x3c5e4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP3_L", 0x3c5e8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP3_H", 0x3c5ec, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP4_L", 0x3c5f0, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP4_H", 0x3c5f4, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP5_L", 0x3c5f8, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP5_H", 0x3c5fc, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP6_L", 0x3c600, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP6_H", 0x3c604, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP7_L", 0x3c608, 0 },
	{ "MPS_PORT_STAT_RX_PORT_PPP7_H", 0x3c60c, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LESS_64B_L", 0x3c610, 0 },
	{ "MPS_PORT_STAT_RX_PORT_LESS_64B_H", 0x3c614, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MAC_ERROR_L", 0x3c618, 0 },
	{ "MPS_PORT_STAT_RX_PORT_MAC_ERROR_H", 0x3c61c, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_L", 0x1e300, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_H", 0x1e304, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_L", 0x1e308, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_H", 0x1e30c, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_L", 0x1e310, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_H", 0x1e314, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_L", 0x1e318, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_H", 0x1e31c, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_L", 0x1e320, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_H", 0x1e324, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_L", 0x1e328, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_H", 0x1e32c, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_L", 0x1e330, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_H", 0x1e334, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_L", 0x1e338, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_H", 0x1e33c, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_L", 0x1e340, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_H", 0x1e344, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_L", 0x1e348, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_H", 0x1e34c, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_L", 0x1e350, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_H", 0x1e354, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_L", 0x1e358, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_H", 0x1e35c, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_L", 0x1e360, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_H", 0x1e364, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_L", 0x1e368, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_H", 0x1e36c, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_L", 0x1e370, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_H", 0x1e374, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_L", 0x1e378, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_H", 0x1e37c, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_L", 0x1e380, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_H", 0x1e384, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_L", 0x1e700, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_H", 0x1e704, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_L", 0x1e708, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_H", 0x1e70c, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_L", 0x1e710, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_H", 0x1e714, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_L", 0x1e718, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_H", 0x1e71c, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_L", 0x1e720, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_H", 0x1e724, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_L", 0x1e728, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_H", 0x1e72c, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_L", 0x1e730, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_H", 0x1e734, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_L", 0x1e738, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_H", 0x1e73c, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_L", 0x1e740, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_H", 0x1e744, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_L", 0x1e748, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_H", 0x1e74c, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_L", 0x1e750, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_H", 0x1e754, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_L", 0x1e758, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_H", 0x1e75c, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_L", 0x1e760, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_H", 0x1e764, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_L", 0x1e768, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_H", 0x1e76c, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_L", 0x1e770, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_H", 0x1e774, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_L", 0x1e778, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_H", 0x1e77c, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_L", 0x1e780, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_H", 0x1e784, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_L", 0x1eb00, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_H", 0x1eb04, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_L", 0x1eb08, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_H", 0x1eb0c, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_L", 0x1eb10, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_H", 0x1eb14, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_L", 0x1eb18, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_H", 0x1eb1c, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_L", 0x1eb20, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_H", 0x1eb24, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_L", 0x1eb28, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_H", 0x1eb2c, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_L", 0x1eb30, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_H", 0x1eb34, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_L", 0x1eb38, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_H", 0x1eb3c, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_L", 0x1eb40, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_H", 0x1eb44, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_L", 0x1eb48, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_H", 0x1eb4c, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_L", 0x1eb50, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_H", 0x1eb54, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_L", 0x1eb58, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_H", 0x1eb5c, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_L", 0x1eb60, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_H", 0x1eb64, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_L", 0x1eb68, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_H", 0x1eb6c, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_L", 0x1eb70, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_H", 0x1eb74, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_L", 0x1eb78, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_H", 0x1eb7c, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_L", 0x1eb80, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_H", 0x1eb84, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_L", 0x1ef00, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_H", 0x1ef04, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_L", 0x1ef08, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_H", 0x1ef0c, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_L", 0x1ef10, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_H", 0x1ef14, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_L", 0x1ef18, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_H", 0x1ef1c, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_L", 0x1ef20, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_H", 0x1ef24, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_L", 0x1ef28, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_H", 0x1ef2c, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_L", 0x1ef30, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_H", 0x1ef34, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_L", 0x1ef38, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_H", 0x1ef3c, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_L", 0x1ef40, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_H", 0x1ef44, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_L", 0x1ef48, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_H", 0x1ef4c, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_L", 0x1ef50, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_H", 0x1ef54, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_L", 0x1ef58, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_H", 0x1ef5c, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_L", 0x1ef60, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_H", 0x1ef64, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_L", 0x1ef68, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_H", 0x1ef6c, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_L", 0x1ef70, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_H", 0x1ef74, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_L", 0x1ef78, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_H", 0x1ef7c, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_L", 0x1ef80, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_H", 0x1ef84, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_L", 0x1f300, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_H", 0x1f304, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_L", 0x1f308, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_H", 0x1f30c, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_L", 0x1f310, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_H", 0x1f314, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_L", 0x1f318, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_H", 0x1f31c, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_L", 0x1f320, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_H", 0x1f324, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_L", 0x1f328, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_H", 0x1f32c, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_L", 0x1f330, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_H", 0x1f334, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_L", 0x1f338, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_H", 0x1f33c, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_L", 0x1f340, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_H", 0x1f344, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_L", 0x1f348, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_H", 0x1f34c, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_L", 0x1f350, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_H", 0x1f354, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_L", 0x1f358, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_H", 0x1f35c, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_L", 0x1f360, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_H", 0x1f364, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_L", 0x1f368, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_H", 0x1f36c, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_L", 0x1f370, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_H", 0x1f374, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_L", 0x1f378, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_H", 0x1f37c, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_L", 0x1f380, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_H", 0x1f384, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_L", 0x1f700, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_H", 0x1f704, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_L", 0x1f708, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_H", 0x1f70c, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_L", 0x1f710, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_H", 0x1f714, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_L", 0x1f718, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_H", 0x1f71c, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_L", 0x1f720, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_H", 0x1f724, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_L", 0x1f728, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_H", 0x1f72c, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_L", 0x1f730, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_H", 0x1f734, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_L", 0x1f738, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_H", 0x1f73c, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_L", 0x1f740, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_H", 0x1f744, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_L", 0x1f748, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_H", 0x1f74c, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_L", 0x1f750, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_H", 0x1f754, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_L", 0x1f758, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_H", 0x1f75c, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_L", 0x1f760, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_H", 0x1f764, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_L", 0x1f768, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_H", 0x1f76c, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_L", 0x1f770, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_H", 0x1f774, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_L", 0x1f778, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_H", 0x1f77c, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_L", 0x1f780, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_H", 0x1f784, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_L", 0x1fb00, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_H", 0x1fb04, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_L", 0x1fb08, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_H", 0x1fb0c, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_L", 0x1fb10, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_H", 0x1fb14, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_L", 0x1fb18, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_H", 0x1fb1c, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_L", 0x1fb20, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_H", 0x1fb24, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_L", 0x1fb28, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_H", 0x1fb2c, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_L", 0x1fb30, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_H", 0x1fb34, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_L", 0x1fb38, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_H", 0x1fb3c, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_L", 0x1fb40, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_H", 0x1fb44, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_L", 0x1fb48, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_H", 0x1fb4c, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_L", 0x1fb50, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_H", 0x1fb54, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_L", 0x1fb58, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_H", 0x1fb5c, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_L", 0x1fb60, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_H", 0x1fb64, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_L", 0x1fb68, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_H", 0x1fb6c, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_L", 0x1fb70, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_H", 0x1fb74, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_L", 0x1fb78, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_H", 0x1fb7c, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_L", 0x1fb80, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_H", 0x1fb84, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_L", 0x1ff00, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_BYTES_H", 0x1ff04, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_L", 0x1ff08, 0 },
	{ "MPS_PF_STAT_TX_PF_BCAST_FRAMES_H", 0x1ff0c, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_L", 0x1ff10, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_BYTES_H", 0x1ff14, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_L", 0x1ff18, 0 },
	{ "MPS_PF_STAT_TX_PF_MCAST_FRAMES_H", 0x1ff1c, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_L", 0x1ff20, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_BYTES_H", 0x1ff24, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_L", 0x1ff28, 0 },
	{ "MPS_PF_STAT_TX_PF_UCAST_FRAMES_H", 0x1ff2c, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_L", 0x1ff30, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_BYTES_H", 0x1ff34, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_L", 0x1ff38, 0 },
	{ "MPS_PF_STAT_TX_PF_OFFLOAD_FRAMES_H", 0x1ff3c, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_L", 0x1ff40, 0 },
	{ "MPS_PF_STAT_RX_PF_BYTES_H", 0x1ff44, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_L", 0x1ff48, 0 },
	{ "MPS_PF_STAT_RX_PF_FRAMES_H", 0x1ff4c, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_L", 0x1ff50, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_BYTES_H", 0x1ff54, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_L", 0x1ff58, 0 },
	{ "MPS_PF_STAT_RX_PF_BCAST_FRAMES_H", 0x1ff5c, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_L", 0x1ff60, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_BYTES_H", 0x1ff64, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_L", 0x1ff68, 0 },
	{ "MPS_PF_STAT_RX_PF_MCAST_FRAMES_H", 0x1ff6c, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_L", 0x1ff70, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_BYTES_H", 0x1ff74, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_L", 0x1ff78, 0 },
	{ "MPS_PF_STAT_RX_PF_UCAST_FRAMES_H", 0x1ff7c, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_L", 0x1ff80, 0 },
	{ "MPS_PF_STAT_RX_PF_ERR_FRAMES_H", 0x1ff84, 0 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30200, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30204, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30208, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3020c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30210, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30214, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30218, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3021c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30220, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30224, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30228, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3022c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30230, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30234, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30238, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3023c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30240, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30244, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30248, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3024c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30250, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30254, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30258, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3025c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30260, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30264, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30268, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3026c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30270, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30274, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30278, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3027c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30280, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30284, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30288, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3028c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30290, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30294, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30298, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3029c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302a0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302a4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302a8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302ac, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302b0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302b4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302b8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302bc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302c0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302c4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302c8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302cc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302d0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302d4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302d8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302dc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302e0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302e4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302e8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302ec, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302f0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302f4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302f8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x302fc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x30300, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34200, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34204, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34208, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3420c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34210, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34214, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34218, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3421c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34220, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34224, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34228, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3422c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34230, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34234, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34238, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3423c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34240, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34244, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34248, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3424c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34250, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34254, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34258, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3425c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34260, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34264, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34268, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3426c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34270, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34274, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34278, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3427c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34280, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34284, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34288, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3428c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34290, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34294, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34298, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3429c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342a0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342a4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342a8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342ac, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342b0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342b4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342b8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342bc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342c0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342c4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342c8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342cc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342d0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342d4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342d8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342dc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342e0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342e4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342e8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342ec, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342f0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342f4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342f8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x342fc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x34300, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38200, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38204, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38208, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3820c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38210, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38214, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38218, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3821c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38220, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38224, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38228, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3822c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38230, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38234, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38238, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3823c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38240, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38244, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38248, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3824c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38250, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38254, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38258, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3825c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38260, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38264, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38268, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3826c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38270, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38274, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38278, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3827c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38280, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38284, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38288, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3828c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38290, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38294, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38298, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3829c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382a0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382a4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382a8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382ac, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382b0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382b4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382b8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382bc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382c0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382c4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382c8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382cc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382d0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382d4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382d8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382dc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382e0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382e4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382e8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382ec, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382f0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382f4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382f8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x382fc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x38300, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c200, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c204, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c208, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c20c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c210, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c214, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c218, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c21c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c220, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c224, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c228, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c22c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c230, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c234, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c238, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c23c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c240, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c244, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c248, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c24c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c250, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c254, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c258, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c25c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c260, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c264, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c268, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c26c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c270, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c274, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c278, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c27c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c280, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c284, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c288, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c28c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c290, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c294, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c298, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c29c, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2a0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2a4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2a8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2ac, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2b0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2b4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2b8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2bc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2c0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2c4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2c8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2cc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2d0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2d4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2d8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2dc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2e0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2e4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2e8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2ec, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2f0, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2f4, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2f8, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c2fc, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_SRAM", 0x3c300, 0 },
		{ "Valid", 20, 1 },
		{ "PortMap", 16, 4 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_HASH_CTL", 0x30304, 0 },
		{ "UnicastEnable", 31, 1 },
	{ "MPS_PORT_CLS_PROMISCUOUS_CTL", 0x30308, 0 },
		{ "Enable", 31, 1 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_BMC_MAC_ADDR_L", 0x3030c, 0 },
	{ "MPS_PORT_CLS_BMC_MAC_ADDR_H", 0x30310, 0 },
		{ "MatchBoth", 17, 1 },
		{ "Valid", 16, 1 },
		{ "DA", 0, 16 },
	{ "MPS_PORT_CLS_BMC_VLAN", 0x30314, 0 },
		{ "BMC_VLAN_SEL", 13, 1 },
		{ "Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PORT_CLS_CTL", 0x30318, 0 },
		{ "LPBK_TCAM1_HIT_PRIORITY", 14, 1 },
		{ "LPBK_TCAM0_HIT_PRIORITY", 13, 1 },
		{ "LPBK_TCAM_PRIORITY", 12, 1 },
		{ "LPBK_SMAC_TCAM_SEL", 10, 2 },
		{ "LPBK_DMAC_TCAM_SEL", 8, 2 },
		{ "TCAM1_HIT_PRIORITY", 7, 1 },
		{ "TCAM0_HIT_PRIORITY", 6, 1 },
		{ "TCAM_PRIORITY", 5, 1 },
		{ "SMAC_TCAM_SEL", 3, 2 },
		{ "DMAC_TCAM_SEL", 1, 2 },
		{ "PF_VLAN_SEL", 0, 1 },
	{ "MPS_PORT_CLS_HASH_CTL", 0x34304, 0 },
		{ "UnicastEnable", 31, 1 },
	{ "MPS_PORT_CLS_PROMISCUOUS_CTL", 0x34308, 0 },
		{ "Enable", 31, 1 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_BMC_MAC_ADDR_L", 0x3430c, 0 },
	{ "MPS_PORT_CLS_BMC_MAC_ADDR_H", 0x34310, 0 },
		{ "MatchBoth", 17, 1 },
		{ "Valid", 16, 1 },
		{ "DA", 0, 16 },
	{ "MPS_PORT_CLS_BMC_VLAN", 0x34314, 0 },
		{ "BMC_VLAN_SEL", 13, 1 },
		{ "Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PORT_CLS_CTL", 0x34318, 0 },
		{ "LPBK_TCAM1_HIT_PRIORITY", 14, 1 },
		{ "LPBK_TCAM0_HIT_PRIORITY", 13, 1 },
		{ "LPBK_TCAM_PRIORITY", 12, 1 },
		{ "LPBK_SMAC_TCAM_SEL", 10, 2 },
		{ "LPBK_DMAC_TCAM_SEL", 8, 2 },
		{ "TCAM1_HIT_PRIORITY", 7, 1 },
		{ "TCAM0_HIT_PRIORITY", 6, 1 },
		{ "TCAM_PRIORITY", 5, 1 },
		{ "SMAC_TCAM_SEL", 3, 2 },
		{ "DMAC_TCAM_SEL", 1, 2 },
		{ "PF_VLAN_SEL", 0, 1 },
	{ "MPS_PORT_CLS_HASH_CTL", 0x38304, 0 },
		{ "UnicastEnable", 31, 1 },
	{ "MPS_PORT_CLS_PROMISCUOUS_CTL", 0x38308, 0 },
		{ "Enable", 31, 1 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_BMC_MAC_ADDR_L", 0x3830c, 0 },
	{ "MPS_PORT_CLS_BMC_MAC_ADDR_H", 0x38310, 0 },
		{ "MatchBoth", 17, 1 },
		{ "Valid", 16, 1 },
		{ "DA", 0, 16 },
	{ "MPS_PORT_CLS_BMC_VLAN", 0x38314, 0 },
		{ "BMC_VLAN_SEL", 13, 1 },
		{ "Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PORT_CLS_CTL", 0x38318, 0 },
		{ "LPBK_TCAM1_HIT_PRIORITY", 14, 1 },
		{ "LPBK_TCAM0_HIT_PRIORITY", 13, 1 },
		{ "LPBK_TCAM_PRIORITY", 12, 1 },
		{ "LPBK_SMAC_TCAM_SEL", 10, 2 },
		{ "LPBK_DMAC_TCAM_SEL", 8, 2 },
		{ "TCAM1_HIT_PRIORITY", 7, 1 },
		{ "TCAM0_HIT_PRIORITY", 6, 1 },
		{ "TCAM_PRIORITY", 5, 1 },
		{ "SMAC_TCAM_SEL", 3, 2 },
		{ "DMAC_TCAM_SEL", 1, 2 },
		{ "PF_VLAN_SEL", 0, 1 },
	{ "MPS_PORT_CLS_HASH_CTL", 0x3c304, 0 },
		{ "UnicastEnable", 31, 1 },
	{ "MPS_PORT_CLS_PROMISCUOUS_CTL", 0x3c308, 0 },
		{ "Enable", 31, 1 },
		{ "MultiListen", 15, 1 },
		{ "Priority", 12, 3 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_PORT_CLS_BMC_MAC_ADDR_L", 0x3c30c, 0 },
	{ "MPS_PORT_CLS_BMC_MAC_ADDR_H", 0x3c310, 0 },
		{ "MatchBoth", 17, 1 },
		{ "Valid", 16, 1 },
		{ "DA", 0, 16 },
	{ "MPS_PORT_CLS_BMC_VLAN", 0x3c314, 0 },
		{ "BMC_VLAN_SEL", 13, 1 },
		{ "Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_PORT_CLS_CTL", 0x3c318, 0 },
		{ "LPBK_TCAM1_HIT_PRIORITY", 14, 1 },
		{ "LPBK_TCAM0_HIT_PRIORITY", 13, 1 },
		{ "LPBK_TCAM_PRIORITY", 12, 1 },
		{ "LPBK_SMAC_TCAM_SEL", 10, 2 },
		{ "LPBK_DMAC_TCAM_SEL", 8, 2 },
		{ "TCAM1_HIT_PRIORITY", 7, 1 },
		{ "TCAM0_HIT_PRIORITY", 6, 1 },
		{ "TCAM_PRIORITY", 5, 1 },
		{ "SMAC_TCAM_SEL", 3, 2 },
		{ "DMAC_TCAM_SEL", 1, 2 },
		{ "PF_VLAN_SEL", 0, 1 },
	{ "MPS_CLS_CTL", 0xd000, 0 },
		{ "MemWriteFault", 4, 1 },
		{ "MemWriteWaiting", 3, 1 },
		{ "CimNoPromiscuous", 2, 1 },
		{ "HypervisorOnly", 1, 1 },
		{ "VlanClsEn", 0, 1 },
	{ "MPS_CLS_ARB_WEIGHT", 0xd004, 0 },
		{ "PlWeight", 16, 5 },
		{ "CimWeight", 8, 5 },
		{ "LpbkWeight", 0, 5 },
	{ "MPS_CLS_BMC_MAC_ADDR_L", 0xd010, 0 },
	{ "MPS_CLS_BMC_MAC_ADDR_H", 0xd014, 0 },
		{ "MatchBoth", 17, 1 },
		{ "Valid", 16, 1 },
		{ "DA", 0, 16 },
	{ "MPS_CLS_BMC_VLAN", 0xd018, 0 },
		{ "Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_CLS_PERR_INJECT", 0xd01c, 0 },
		{ "MemSel", 1, 2 },
		{ "InjectDataErr", 0, 1 },
	{ "MPS_CLS_PERR_ENABLE", 0xd020, 0 },
		{ "HashSRAM", 2, 1 },
		{ "MatchTCAM", 1, 1 },
		{ "MatchSRAM", 0, 1 },
	{ "MPS_CLS_INT_ENABLE", 0xd024, 0 },
		{ "PLErrEnb", 3, 1 },
		{ "HashSRAM", 2, 1 },
		{ "MatchTCAM", 1, 1 },
		{ "MatchSRAM", 0, 1 },
	{ "MPS_CLS_INT_CAUSE", 0xd028, 0 },
		{ "PLErrEnb", 3, 1 },
		{ "HashSRAM", 2, 1 },
		{ "MatchTCAM", 1, 1 },
		{ "MatchSRAM", 0, 1 },
	{ "MPS_CLS_PL_TEST_DATA_L", 0xd02c, 0 },
	{ "MPS_CLS_PL_TEST_DATA_H", 0xd030, 0 },
	{ "MPS_CLS_PL_TEST_RES_DATA", 0xd034, 0 },
		{ "Cls_Priority", 24, 3 },
		{ "Cls_Replicate", 23, 1 },
		{ "Cls_Index", 14, 9 },
		{ "Cls_VF", 7, 7 },
		{ "Cls_VF_Vld", 6, 1 },
		{ "Cls_PF", 3, 3 },
		{ "Cls_Match", 0, 3 },
	{ "MPS_CLS_PL_TEST_CTL", 0xd038, 0 },
	{ "MPS_CLS_PORT_BMC_CTL", 0xd03c, 0 },
	{ "MPS_CLS_VLAN_TABLE", 0xdfc0, 0 },
		{ "VLAN_Mask", 16, 12 },
		{ "PF", 13, 3 },
		{ "VLAN_Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_CLS_VLAN_TABLE", 0xdfc4, 0 },
		{ "VLAN_Mask", 16, 12 },
		{ "PF", 13, 3 },
		{ "VLAN_Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_CLS_VLAN_TABLE", 0xdfc8, 0 },
		{ "VLAN_Mask", 16, 12 },
		{ "PF", 13, 3 },
		{ "VLAN_Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_CLS_VLAN_TABLE", 0xdfcc, 0 },
		{ "VLAN_Mask", 16, 12 },
		{ "PF", 13, 3 },
		{ "VLAN_Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_CLS_VLAN_TABLE", 0xdfd0, 0 },
		{ "VLAN_Mask", 16, 12 },
		{ "PF", 13, 3 },
		{ "VLAN_Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_CLS_VLAN_TABLE", 0xdfd4, 0 },
		{ "VLAN_Mask", 16, 12 },
		{ "PF", 13, 3 },
		{ "VLAN_Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_CLS_VLAN_TABLE", 0xdfd8, 0 },
		{ "VLAN_Mask", 16, 12 },
		{ "PF", 13, 3 },
		{ "VLAN_Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_CLS_VLAN_TABLE", 0xdfdc, 0 },
		{ "VLAN_Mask", 16, 12 },
		{ "PF", 13, 3 },
		{ "VLAN_Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_CLS_VLAN_TABLE", 0xdfe0, 0 },
		{ "VLAN_Mask", 16, 12 },
		{ "PF", 13, 3 },
		{ "VLAN_Valid", 12, 1 },
		{ "VLAN_ID", 0, 12 },
	{ "MPS_CLS_SRAM_L", 0xe000, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe008, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe010, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe018, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe020, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe028, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe030, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe038, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe040, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe048, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe050, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe058, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe060, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe068, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe070, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe078, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe080, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe088, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe090, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe098, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe0a0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe0a8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe0b0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe0b8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe0c0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe0c8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe0d0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe0d8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe0e0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe0e8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe0f0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe0f8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe100, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe108, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe110, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe118, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe120, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe128, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe130, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe138, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe140, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe148, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe150, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe158, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe160, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe168, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe170, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe178, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe180, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe188, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe190, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe198, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe1a0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe1a8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe1b0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe1b8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe1c0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe1c8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe1d0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe1d8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe1e0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe1e8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe1f0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe1f8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe200, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe208, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe210, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe218, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe220, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe228, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe230, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe238, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe240, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe248, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe250, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe258, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe260, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe268, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe270, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe278, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe280, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe288, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe290, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe298, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe2a0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe2a8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe2b0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe2b8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe2c0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe2c8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe2d0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe2d8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe2e0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe2e8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe2f0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe2f8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe300, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe308, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe310, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe318, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe320, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe328, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe330, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe338, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe340, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe348, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe350, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe358, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe360, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe368, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe370, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe378, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe380, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe388, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe390, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe398, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe3a0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe3a8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe3b0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe3b8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe3c0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe3c8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe3d0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe3d8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe3e0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe3e8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe3f0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe3f8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe400, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe408, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe410, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe418, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe420, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe428, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe430, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe438, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe440, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe448, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe450, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe458, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe460, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe468, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe470, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe478, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe480, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe488, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe490, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe498, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe4a0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe4a8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe4b0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe4b8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe4c0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe4c8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe4d0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe4d8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe4e0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe4e8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe4f0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe4f8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe500, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe508, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe510, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe518, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe520, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe528, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe530, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe538, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe540, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe548, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe550, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe558, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe560, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe568, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe570, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe578, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe580, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe588, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe590, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe598, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe5a0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe5a8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe5b0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe5b8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe5c0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe5c8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe5d0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe5d8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe5e0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe5e8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe5f0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe5f8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe600, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe608, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe610, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe618, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe620, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe628, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe630, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe638, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe640, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe648, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe650, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe658, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe660, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe668, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe670, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe678, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe680, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe688, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe690, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe698, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe6a0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe6a8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe6b0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe6b8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe6c0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe6c8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe6d0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe6d8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe6e0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe6e8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe6f0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe6f8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe700, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe708, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe710, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe718, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe720, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe728, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe730, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe738, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe740, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe748, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe750, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe758, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe760, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe768, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe770, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe778, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe780, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe788, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe790, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe798, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe7a0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe7a8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe7b0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe7b8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe7c0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe7c8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe7d0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe7d8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe7e0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe7e8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe7f0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe7f8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe800, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe808, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe810, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe818, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe820, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe828, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe830, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe838, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe840, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe848, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe850, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe858, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe860, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe868, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe870, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe878, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe880, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe888, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe890, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe898, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe8a0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe8a8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe8b0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe8b8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe8c0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe8c8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe8d0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe8d8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe8e0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe8e8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe8f0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe8f8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe900, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe908, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe910, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe918, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe920, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe928, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe930, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe938, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe940, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe948, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe950, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe958, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe960, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe968, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe970, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe978, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe980, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe988, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe990, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe998, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe9a0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe9a8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe9b0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe9b8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe9c0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe9c8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe9d0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe9d8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe9e0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe9e8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe9f0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xe9f8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea00, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea08, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea10, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea18, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea20, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea28, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea30, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea38, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea40, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea48, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea50, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea58, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea60, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea68, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea70, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea78, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea80, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea88, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea90, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xea98, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeaa0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeaa8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeab0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeab8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeac0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeac8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xead0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xead8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeae0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeae8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeaf0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeaf8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb00, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb08, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb10, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb18, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb20, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb28, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb30, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb38, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb40, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb48, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb50, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb58, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb60, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb68, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb70, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb78, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb80, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb88, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb90, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeb98, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeba0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeba8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xebb0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xebb8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xebc0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xebc8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xebd0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xebd8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xebe0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xebe8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xebf0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xebf8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec00, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec08, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec10, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec18, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec20, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec28, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec30, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec38, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec40, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec48, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec50, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec58, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec60, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec68, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec70, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec78, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec80, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec88, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec90, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xec98, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeca0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeca8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xecb0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xecb8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xecc0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xecc8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xecd0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xecd8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xece0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xece8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xecf0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xecf8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed00, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed08, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed10, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed18, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed20, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed28, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed30, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed38, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed40, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed48, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed50, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed58, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed60, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed68, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed70, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed78, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed80, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed88, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed90, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xed98, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeda0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeda8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xedb0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xedb8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xedc0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xedc8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xedd0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xedd8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xede0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xede8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xedf0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xedf8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee00, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee08, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee10, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee18, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee20, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee28, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee30, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee38, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee40, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee48, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee50, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee58, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee60, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee68, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee70, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee78, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee80, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee88, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee90, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xee98, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeea0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeea8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeeb0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeeb8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeec0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeec8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeed0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeed8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeee0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeee8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeef0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeef8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef00, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef08, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef10, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef18, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef20, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef28, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef30, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef38, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef40, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef48, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef50, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef58, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef60, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef68, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef70, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef78, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef80, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef88, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef90, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xef98, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xefa0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xefa8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xefb0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xefb8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xefc0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xefc8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xefd0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xefd8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xefe0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xefe8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeff0, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_L", 0xeff8, 0 },
		{ "MultiListen3", 28, 1 },
		{ "MultiListen2", 27, 1 },
		{ "MultiListen1", 26, 1 },
		{ "MultiListen0", 25, 1 },
		{ "Priority3", 22, 3 },
		{ "Priority2", 19, 3 },
		{ "Priority1", 16, 3 },
		{ "Priority0", 13, 3 },
		{ "Valid", 12, 1 },
		{ "Replicate", 11, 1 },
		{ "PF", 8, 3 },
		{ "VF_Valid", 7, 1 },
		{ "VF", 0, 7 },
	{ "MPS_CLS_SRAM_H", 0xe004, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe00c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe014, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe01c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe024, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe02c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe034, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe03c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe044, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe04c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe054, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe05c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe064, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe06c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe074, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe07c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe084, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe08c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe094, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe09c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe0a4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe0ac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe0b4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe0bc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe0c4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe0cc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe0d4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe0dc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe0e4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe0ec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe0f4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe0fc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe104, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe10c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe114, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe11c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe124, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe12c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe134, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe13c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe144, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe14c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe154, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe15c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe164, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe16c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe174, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe17c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe184, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe18c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe194, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe19c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe1a4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe1ac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe1b4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe1bc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe1c4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe1cc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe1d4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe1dc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe1e4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe1ec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe1f4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe1fc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe204, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe20c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe214, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe21c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe224, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe22c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe234, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe23c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe244, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe24c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe254, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe25c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe264, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe26c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe274, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe27c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe284, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe28c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe294, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe29c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe2a4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe2ac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe2b4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe2bc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe2c4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe2cc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe2d4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe2dc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe2e4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe2ec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe2f4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe2fc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe304, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe30c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe314, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe31c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe324, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe32c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe334, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe33c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe344, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe34c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe354, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe35c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe364, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe36c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe374, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe37c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe384, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe38c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe394, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe39c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe3a4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe3ac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe3b4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe3bc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe3c4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe3cc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe3d4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe3dc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe3e4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe3ec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe3f4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe3fc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe404, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe40c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe414, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe41c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe424, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe42c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe434, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe43c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe444, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe44c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe454, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe45c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe464, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe46c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe474, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe47c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe484, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe48c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe494, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe49c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe4a4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe4ac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe4b4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe4bc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe4c4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe4cc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe4d4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe4dc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe4e4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe4ec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe4f4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe4fc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe504, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe50c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe514, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe51c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe524, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe52c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe534, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe53c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe544, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe54c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe554, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe55c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe564, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe56c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe574, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe57c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe584, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe58c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe594, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe59c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe5a4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe5ac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe5b4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe5bc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe5c4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe5cc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe5d4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe5dc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe5e4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe5ec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe5f4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe5fc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe604, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe60c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe614, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe61c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe624, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe62c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe634, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe63c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe644, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe64c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe654, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe65c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe664, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe66c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe674, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe67c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe684, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe68c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe694, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe69c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe6a4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe6ac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe6b4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe6bc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe6c4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe6cc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe6d4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe6dc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe6e4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe6ec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe6f4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe6fc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe704, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe70c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe714, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe71c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe724, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe72c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe734, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe73c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe744, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe74c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe754, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe75c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe764, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe76c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe774, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe77c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe784, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe78c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe794, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe79c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe7a4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe7ac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe7b4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe7bc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe7c4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe7cc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe7d4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe7dc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe7e4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe7ec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe7f4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe7fc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe804, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe80c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe814, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe81c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe824, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe82c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe834, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe83c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe844, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe84c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe854, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe85c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe864, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe86c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe874, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe87c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe884, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe88c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe894, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe89c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe8a4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe8ac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe8b4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe8bc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe8c4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe8cc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe8d4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe8dc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe8e4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe8ec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe8f4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe8fc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe904, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe90c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe914, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe91c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe924, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe92c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe934, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe93c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe944, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe94c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe954, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe95c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe964, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe96c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe974, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe97c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe984, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe98c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe994, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe99c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe9a4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe9ac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe9b4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe9bc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe9c4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe9cc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe9d4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe9dc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe9e4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe9ec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe9f4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xe9fc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea04, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea0c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea14, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea1c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea24, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea2c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea34, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea3c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea44, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea4c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea54, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea5c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea64, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea6c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea74, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea7c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea84, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea8c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea94, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xea9c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeaa4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeaac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeab4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeabc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeac4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeacc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xead4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeadc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeae4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeaec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeaf4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeafc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb04, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb0c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb14, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb1c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb24, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb2c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb34, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb3c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb44, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb4c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb54, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb5c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb64, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb6c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb74, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb7c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb84, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb8c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb94, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeb9c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeba4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xebac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xebb4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xebbc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xebc4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xebcc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xebd4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xebdc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xebe4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xebec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xebf4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xebfc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec04, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec0c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec14, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec1c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec24, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec2c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec34, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec3c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec44, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec4c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec54, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec5c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec64, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec6c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec74, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec7c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec84, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec8c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec94, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xec9c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeca4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xecac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xecb4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xecbc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xecc4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeccc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xecd4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xecdc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xece4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xecec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xecf4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xecfc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed04, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed0c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed14, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed1c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed24, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed2c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed34, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed3c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed44, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed4c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed54, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed5c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed64, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed6c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed74, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed7c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed84, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed8c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed94, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xed9c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeda4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xedac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xedb4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xedbc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xedc4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xedcc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xedd4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeddc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xede4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xedec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xedf4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xedfc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee04, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee0c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee14, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee1c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee24, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee2c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee34, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee3c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee44, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee4c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee54, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee5c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee64, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee6c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee74, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee7c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee84, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee8c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee94, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xee9c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeea4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeeac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeeb4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeebc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeec4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeecc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeed4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeedc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeee4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeeec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeef4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeefc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef04, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef0c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef14, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef1c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef24, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef2c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef34, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef3c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef44, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef4c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef54, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef5c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef64, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef6c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef74, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef7c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef84, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef8c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef94, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xef9c, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xefa4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xefac, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xefb4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xefbc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xefc4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xefcc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xefd4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xefdc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xefe4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xefec, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeff4, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_SRAM_H", 0xeffc, 0 },
		{ "MacParity1", 9, 1 },
		{ "MacParity0", 8, 1 },
		{ "MacParityMaskSize", 4, 4 },
		{ "PortMap", 0, 4 },
	{ "MPS_CLS_TCAM_Y_L", 0xf000, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf010, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf020, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf030, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf040, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf050, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf060, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf070, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf080, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf090, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf0a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf0b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf0c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf0d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf0e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf0f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf100, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf110, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf120, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf130, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf140, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf150, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf160, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf170, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf180, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf190, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf1a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf1b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf1c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf1d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf1e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf1f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf200, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf210, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf220, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf230, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf240, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf250, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf260, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf270, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf280, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf290, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf2a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf2b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf2c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf2d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf2e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf2f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf300, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf310, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf320, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf330, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf340, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf350, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf360, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf370, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf380, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf390, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf3a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf3b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf3c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf3d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf3e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf3f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf400, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf410, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf420, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf430, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf440, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf450, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf460, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf470, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf480, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf490, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf4a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf4b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf4c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf4d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf4e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf4f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf500, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf510, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf520, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf530, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf540, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf550, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf560, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf570, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf580, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf590, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf5a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf5b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf5c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf5d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf5e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf5f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf600, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf610, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf620, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf630, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf640, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf650, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf660, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf670, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf680, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf690, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf6a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf6b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf6c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf6d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf6e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf6f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf700, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf710, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf720, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf730, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf740, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf750, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf760, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf770, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf780, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf790, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf7a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf7b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf7c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf7d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf7e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf7f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf800, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf810, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf820, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf830, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf840, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf850, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf860, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf870, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf880, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf890, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf8a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf8b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf8c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf8d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf8e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf8f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf900, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf910, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf920, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf930, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf940, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf950, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf960, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf970, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf980, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf990, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf9a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf9b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf9c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf9d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf9e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xf9f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfa00, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfa10, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfa20, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfa30, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfa40, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfa50, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfa60, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfa70, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfa80, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfa90, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfaa0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfab0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfac0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfad0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfae0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfaf0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfb00, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfb10, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfb20, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfb30, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfb40, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfb50, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfb60, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfb70, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfb80, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfb90, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfba0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfbb0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfbc0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfbd0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfbe0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfbf0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfc00, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfc10, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfc20, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfc30, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfc40, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfc50, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfc60, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfc70, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfc80, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfc90, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfca0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfcb0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfcc0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfcd0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfce0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfcf0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfd00, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfd10, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfd20, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfd30, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfd40, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfd50, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfd60, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfd70, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfd80, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfd90, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfda0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfdb0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfdc0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfdd0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfde0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfdf0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfe00, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfe10, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfe20, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfe30, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfe40, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfe50, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfe60, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfe70, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfe80, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfe90, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfea0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfeb0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfec0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfed0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfee0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfef0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xff00, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xff10, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xff20, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xff30, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xff40, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xff50, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xff60, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xff70, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xff80, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xff90, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xffa0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xffb0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xffc0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xffd0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xffe0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0xfff0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10000, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10010, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10020, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10030, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10040, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10050, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10060, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10070, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10080, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10090, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x100a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x100b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x100c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x100d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x100e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x100f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10100, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10110, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10120, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10130, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10140, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10150, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10160, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10170, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10180, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10190, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x101a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x101b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x101c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x101d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x101e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x101f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10200, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10210, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10220, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10230, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10240, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10250, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10260, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10270, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10280, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10290, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x102a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x102b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x102c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x102d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x102e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x102f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10300, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10310, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10320, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10330, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10340, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10350, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10360, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10370, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10380, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10390, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x103a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x103b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x103c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x103d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x103e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x103f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10400, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10410, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10420, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10430, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10440, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10450, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10460, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10470, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10480, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10490, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x104a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x104b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x104c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x104d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x104e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x104f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10500, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10510, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10520, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10530, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10540, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10550, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10560, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10570, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10580, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10590, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x105a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x105b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x105c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x105d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x105e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x105f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10600, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10610, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10620, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10630, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10640, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10650, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10660, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10670, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10680, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10690, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x106a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x106b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x106c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x106d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x106e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x106f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10700, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10710, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10720, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10730, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10740, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10750, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10760, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10770, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10780, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10790, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x107a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x107b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x107c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x107d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x107e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x107f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10800, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10810, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10820, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10830, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10840, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10850, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10860, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10870, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10880, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10890, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x108a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x108b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x108c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x108d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x108e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x108f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10900, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10910, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10920, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10930, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10940, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10950, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10960, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10970, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10980, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10990, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x109a0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x109b0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x109c0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x109d0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x109e0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x109f0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10a00, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10a10, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10a20, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10a30, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10a40, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10a50, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10a60, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10a70, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10a80, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10a90, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10aa0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10ab0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10ac0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10ad0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10ae0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10af0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10b00, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10b10, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10b20, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10b30, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10b40, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10b50, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10b60, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10b70, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10b80, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10b90, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10ba0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10bb0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10bc0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10bd0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10be0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10bf0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10c00, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10c10, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10c20, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10c30, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10c40, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10c50, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10c60, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10c70, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10c80, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10c90, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10ca0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10cb0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10cc0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10cd0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10ce0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10cf0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10d00, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10d10, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10d20, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10d30, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10d40, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10d50, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10d60, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10d70, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10d80, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10d90, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10da0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10db0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10dc0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10dd0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10de0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10df0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10e00, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10e10, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10e20, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10e30, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10e40, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10e50, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10e60, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10e70, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10e80, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10e90, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10ea0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10eb0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10ec0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10ed0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10ee0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10ef0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10f00, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10f10, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10f20, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10f30, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10f40, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10f50, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10f60, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10f70, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10f80, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10f90, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10fa0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10fb0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10fc0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10fd0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10fe0, 0 },
	{ "MPS_CLS_TCAM_Y_L", 0x10ff0, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf004, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf014, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf024, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf034, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf044, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf054, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf064, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf074, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf084, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf094, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf0a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf0b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf0c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf0d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf0e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf0f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf104, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf114, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf124, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf134, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf144, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf154, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf164, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf174, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf184, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf194, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf1a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf1b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf1c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf1d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf1e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf1f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf204, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf214, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf224, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf234, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf244, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf254, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf264, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf274, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf284, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf294, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf2a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf2b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf2c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf2d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf2e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf2f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf304, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf314, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf324, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf334, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf344, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf354, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf364, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf374, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf384, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf394, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf3a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf3b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf3c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf3d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf3e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf3f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf404, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf414, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf424, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf434, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf444, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf454, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf464, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf474, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf484, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf494, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf4a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf4b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf4c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf4d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf4e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf4f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf504, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf514, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf524, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf534, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf544, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf554, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf564, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf574, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf584, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf594, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf5a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf5b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf5c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf5d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf5e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf5f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf604, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf614, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf624, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf634, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf644, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf654, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf664, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf674, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf684, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf694, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf6a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf6b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf6c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf6d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf6e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf6f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf704, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf714, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf724, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf734, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf744, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf754, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf764, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf774, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf784, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf794, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf7a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf7b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf7c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf7d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf7e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf7f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf804, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf814, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf824, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf834, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf844, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf854, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf864, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf874, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf884, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf894, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf8a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf8b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf8c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf8d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf8e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf8f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf904, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf914, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf924, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf934, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf944, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf954, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf964, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf974, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf984, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf994, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf9a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf9b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf9c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf9d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf9e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xf9f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfa04, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfa14, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfa24, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfa34, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfa44, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfa54, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfa64, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfa74, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfa84, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfa94, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfaa4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfab4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfac4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfad4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfae4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfaf4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfb04, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfb14, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfb24, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfb34, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfb44, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfb54, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfb64, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfb74, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfb84, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfb94, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfba4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfbb4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfbc4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfbd4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfbe4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfbf4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfc04, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfc14, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfc24, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfc34, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfc44, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfc54, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfc64, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfc74, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfc84, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfc94, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfca4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfcb4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfcc4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfcd4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfce4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfcf4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfd04, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfd14, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfd24, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfd34, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfd44, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfd54, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfd64, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfd74, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfd84, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfd94, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfda4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfdb4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfdc4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfdd4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfde4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfdf4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfe04, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfe14, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfe24, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfe34, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfe44, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfe54, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfe64, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfe74, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfe84, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfe94, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfea4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfeb4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfec4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfed4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfee4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfef4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xff04, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xff14, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xff24, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xff34, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xff44, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xff54, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xff64, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xff74, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xff84, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xff94, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xffa4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xffb4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xffc4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xffd4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xffe4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0xfff4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10004, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10014, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10024, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10034, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10044, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10054, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10064, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10074, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10084, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10094, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x100a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x100b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x100c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x100d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x100e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x100f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10104, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10114, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10124, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10134, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10144, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10154, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10164, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10174, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10184, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10194, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x101a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x101b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x101c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x101d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x101e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x101f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10204, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10214, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10224, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10234, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10244, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10254, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10264, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10274, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10284, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10294, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x102a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x102b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x102c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x102d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x102e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x102f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10304, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10314, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10324, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10334, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10344, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10354, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10364, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10374, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10384, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10394, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x103a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x103b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x103c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x103d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x103e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x103f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10404, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10414, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10424, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10434, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10444, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10454, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10464, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10474, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10484, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10494, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x104a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x104b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x104c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x104d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x104e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x104f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10504, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10514, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10524, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10534, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10544, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10554, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10564, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10574, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10584, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10594, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x105a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x105b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x105c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x105d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x105e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x105f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10604, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10614, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10624, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10634, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10644, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10654, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10664, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10674, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10684, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10694, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x106a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x106b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x106c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x106d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x106e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x106f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10704, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10714, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10724, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10734, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10744, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10754, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10764, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10774, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10784, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10794, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x107a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x107b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x107c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x107d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x107e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x107f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10804, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10814, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10824, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10834, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10844, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10854, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10864, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10874, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10884, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10894, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x108a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x108b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x108c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x108d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x108e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x108f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10904, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10914, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10924, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10934, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10944, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10954, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10964, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10974, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10984, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10994, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x109a4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x109b4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x109c4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x109d4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x109e4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x109f4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10a04, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10a14, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10a24, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10a34, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10a44, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10a54, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10a64, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10a74, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10a84, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10a94, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10aa4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10ab4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10ac4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10ad4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10ae4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10af4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10b04, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10b14, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10b24, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10b34, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10b44, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10b54, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10b64, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10b74, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10b84, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10b94, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10ba4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10bb4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10bc4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10bd4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10be4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10bf4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10c04, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10c14, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10c24, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10c34, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10c44, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10c54, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10c64, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10c74, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10c84, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10c94, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10ca4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10cb4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10cc4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10cd4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10ce4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10cf4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10d04, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10d14, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10d24, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10d34, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10d44, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10d54, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10d64, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10d74, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10d84, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10d94, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10da4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10db4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10dc4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10dd4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10de4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10df4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10e04, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10e14, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10e24, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10e34, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10e44, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10e54, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10e64, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10e74, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10e84, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10e94, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10ea4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10eb4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10ec4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10ed4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10ee4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10ef4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10f04, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10f14, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10f24, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10f34, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10f44, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10f54, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10f64, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10f74, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10f84, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10f94, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10fa4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10fb4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10fc4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10fd4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10fe4, 0 },
	{ "MPS_CLS_TCAM_Y_H", 0x10ff4, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf008, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf018, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf028, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf038, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf048, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf058, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf068, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf078, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf088, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf098, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf0a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf0b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf0c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf0d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf0e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf0f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf108, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf118, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf128, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf138, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf148, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf158, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf168, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf178, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf188, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf198, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf1a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf1b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf1c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf1d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf1e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf1f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf208, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf218, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf228, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf238, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf248, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf258, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf268, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf278, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf288, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf298, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf2a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf2b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf2c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf2d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf2e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf2f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf308, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf318, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf328, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf338, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf348, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf358, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf368, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf378, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf388, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf398, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf3a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf3b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf3c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf3d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf3e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf3f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf408, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf418, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf428, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf438, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf448, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf458, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf468, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf478, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf488, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf498, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf4a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf4b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf4c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf4d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf4e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf4f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf508, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf518, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf528, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf538, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf548, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf558, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf568, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf578, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf588, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf598, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf5a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf5b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf5c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf5d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf5e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf5f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf608, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf618, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf628, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf638, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf648, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf658, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf668, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf678, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf688, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf698, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf6a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf6b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf6c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf6d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf6e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf6f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf708, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf718, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf728, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf738, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf748, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf758, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf768, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf778, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf788, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf798, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf7a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf7b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf7c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf7d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf7e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf7f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf808, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf818, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf828, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf838, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf848, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf858, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf868, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf878, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf888, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf898, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf8a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf8b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf8c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf8d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf8e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf8f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf908, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf918, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf928, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf938, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf948, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf958, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf968, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf978, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf988, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf998, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf9a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf9b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf9c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf9d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf9e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xf9f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfa08, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfa18, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfa28, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfa38, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfa48, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfa58, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfa68, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfa78, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfa88, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfa98, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfaa8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfab8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfac8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfad8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfae8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfaf8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfb08, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfb18, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfb28, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfb38, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfb48, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfb58, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfb68, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfb78, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfb88, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfb98, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfba8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfbb8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfbc8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfbd8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfbe8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfbf8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfc08, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfc18, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfc28, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfc38, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfc48, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfc58, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfc68, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfc78, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfc88, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfc98, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfca8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfcb8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfcc8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfcd8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfce8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfcf8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfd08, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfd18, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfd28, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfd38, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfd48, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfd58, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfd68, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfd78, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfd88, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfd98, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfda8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfdb8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfdc8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfdd8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfde8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfdf8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfe08, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfe18, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfe28, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfe38, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfe48, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfe58, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfe68, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfe78, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfe88, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfe98, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfea8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfeb8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfec8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfed8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfee8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfef8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xff08, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xff18, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xff28, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xff38, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xff48, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xff58, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xff68, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xff78, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xff88, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xff98, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xffa8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xffb8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xffc8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xffd8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xffe8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0xfff8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10008, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10018, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10028, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10038, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10048, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10058, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10068, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10078, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10088, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10098, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x100a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x100b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x100c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x100d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x100e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x100f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10108, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10118, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10128, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10138, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10148, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10158, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10168, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10178, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10188, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10198, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x101a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x101b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x101c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x101d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x101e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x101f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10208, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10218, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10228, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10238, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10248, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10258, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10268, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10278, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10288, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10298, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x102a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x102b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x102c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x102d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x102e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x102f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10308, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10318, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10328, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10338, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10348, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10358, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10368, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10378, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10388, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10398, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x103a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x103b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x103c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x103d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x103e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x103f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10408, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10418, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10428, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10438, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10448, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10458, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10468, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10478, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10488, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10498, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x104a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x104b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x104c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x104d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x104e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x104f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10508, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10518, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10528, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10538, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10548, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10558, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10568, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10578, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10588, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10598, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x105a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x105b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x105c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x105d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x105e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x105f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10608, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10618, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10628, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10638, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10648, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10658, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10668, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10678, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10688, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10698, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x106a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x106b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x106c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x106d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x106e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x106f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10708, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10718, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10728, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10738, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10748, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10758, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10768, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10778, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10788, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10798, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x107a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x107b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x107c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x107d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x107e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x107f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10808, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10818, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10828, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10838, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10848, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10858, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10868, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10878, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10888, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10898, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x108a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x108b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x108c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x108d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x108e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x108f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10908, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10918, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10928, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10938, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10948, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10958, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10968, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10978, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10988, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10998, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x109a8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x109b8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x109c8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x109d8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x109e8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x109f8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10a08, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10a18, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10a28, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10a38, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10a48, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10a58, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10a68, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10a78, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10a88, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10a98, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10aa8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10ab8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10ac8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10ad8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10ae8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10af8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10b08, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10b18, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10b28, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10b38, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10b48, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10b58, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10b68, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10b78, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10b88, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10b98, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10ba8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10bb8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10bc8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10bd8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10be8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10bf8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10c08, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10c18, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10c28, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10c38, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10c48, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10c58, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10c68, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10c78, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10c88, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10c98, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10ca8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10cb8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10cc8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10cd8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10ce8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10cf8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10d08, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10d18, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10d28, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10d38, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10d48, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10d58, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10d68, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10d78, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10d88, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10d98, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10da8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10db8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10dc8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10dd8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10de8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10df8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10e08, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10e18, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10e28, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10e38, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10e48, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10e58, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10e68, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10e78, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10e88, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10e98, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10ea8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10eb8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10ec8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10ed8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10ee8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10ef8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10f08, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10f18, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10f28, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10f38, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10f48, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10f58, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10f68, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10f78, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10f88, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10f98, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10fa8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10fb8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10fc8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10fd8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10fe8, 0 },
	{ "MPS_CLS_TCAM_X_L", 0x10ff8, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf00c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf01c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf02c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf03c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf04c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf05c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf06c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf07c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf08c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf09c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf0ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf0bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf0cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf0dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf0ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf0fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf10c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf11c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf12c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf13c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf14c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf15c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf16c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf17c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf18c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf19c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf1ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf1bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf1cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf1dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf1ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf1fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf20c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf21c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf22c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf23c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf24c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf25c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf26c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf27c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf28c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf29c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf2ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf2bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf2cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf2dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf2ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf2fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf30c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf31c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf32c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf33c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf34c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf35c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf36c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf37c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf38c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf39c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf3ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf3bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf3cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf3dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf3ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf3fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf40c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf41c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf42c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf43c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf44c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf45c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf46c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf47c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf48c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf49c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf4ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf4bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf4cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf4dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf4ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf4fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf50c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf51c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf52c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf53c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf54c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf55c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf56c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf57c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf58c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf59c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf5ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf5bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf5cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf5dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf5ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf5fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf60c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf61c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf62c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf63c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf64c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf65c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf66c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf67c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf68c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf69c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf6ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf6bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf6cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf6dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf6ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf6fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf70c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf71c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf72c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf73c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf74c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf75c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf76c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf77c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf78c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf79c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf7ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf7bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf7cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf7dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf7ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf7fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf80c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf81c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf82c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf83c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf84c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf85c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf86c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf87c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf88c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf89c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf8ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf8bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf8cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf8dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf8ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf8fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf90c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf91c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf92c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf93c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf94c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf95c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf96c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf97c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf98c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf99c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf9ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf9bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf9cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf9dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf9ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xf9fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfa0c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfa1c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfa2c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfa3c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfa4c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfa5c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfa6c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfa7c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfa8c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfa9c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfaac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfabc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfacc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfadc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfaec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfafc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfb0c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfb1c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfb2c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfb3c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfb4c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfb5c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfb6c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfb7c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfb8c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfb9c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfbac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfbbc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfbcc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfbdc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfbec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfbfc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfc0c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfc1c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfc2c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfc3c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfc4c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfc5c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfc6c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfc7c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfc8c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfc9c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfcac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfcbc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfccc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfcdc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfcec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfcfc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfd0c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfd1c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfd2c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfd3c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfd4c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfd5c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfd6c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfd7c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfd8c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfd9c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfdac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfdbc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfdcc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfddc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfdec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfdfc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfe0c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfe1c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfe2c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfe3c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfe4c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfe5c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfe6c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfe7c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfe8c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfe9c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfeac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfebc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfecc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfedc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfeec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfefc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xff0c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xff1c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xff2c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xff3c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xff4c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xff5c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xff6c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xff7c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xff8c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xff9c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xffac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xffbc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xffcc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xffdc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xffec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0xfffc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1000c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1001c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1002c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1003c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1004c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1005c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1006c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1007c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1008c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1009c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x100ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x100bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x100cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x100dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x100ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x100fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1010c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1011c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1012c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1013c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1014c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1015c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1016c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1017c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1018c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1019c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x101ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x101bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x101cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x101dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x101ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x101fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1020c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1021c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1022c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1023c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1024c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1025c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1026c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1027c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1028c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1029c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x102ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x102bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x102cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x102dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x102ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x102fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1030c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1031c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1032c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1033c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1034c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1035c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1036c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1037c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1038c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1039c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x103ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x103bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x103cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x103dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x103ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x103fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1040c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1041c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1042c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1043c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1044c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1045c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1046c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1047c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1048c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1049c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x104ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x104bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x104cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x104dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x104ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x104fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1050c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1051c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1052c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1053c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1054c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1055c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1056c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1057c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1058c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1059c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x105ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x105bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x105cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x105dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x105ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x105fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1060c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1061c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1062c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1063c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1064c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1065c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1066c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1067c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1068c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1069c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x106ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x106bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x106cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x106dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x106ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x106fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1070c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1071c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1072c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1073c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1074c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1075c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1076c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1077c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1078c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1079c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x107ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x107bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x107cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x107dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x107ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x107fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1080c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1081c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1082c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1083c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1084c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1085c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1086c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1087c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1088c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1089c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x108ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x108bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x108cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x108dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x108ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x108fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1090c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1091c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1092c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1093c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1094c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1095c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1096c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1097c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1098c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x1099c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x109ac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x109bc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x109cc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x109dc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x109ec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x109fc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10a0c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10a1c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10a2c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10a3c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10a4c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10a5c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10a6c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10a7c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10a8c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10a9c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10aac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10abc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10acc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10adc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10aec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10afc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10b0c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10b1c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10b2c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10b3c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10b4c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10b5c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10b6c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10b7c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10b8c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10b9c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10bac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10bbc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10bcc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10bdc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10bec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10bfc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10c0c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10c1c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10c2c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10c3c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10c4c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10c5c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10c6c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10c7c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10c8c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10c9c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10cac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10cbc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10ccc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10cdc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10cec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10cfc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10d0c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10d1c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10d2c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10d3c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10d4c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10d5c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10d6c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10d7c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10d8c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10d9c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10dac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10dbc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10dcc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10ddc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10dec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10dfc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10e0c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10e1c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10e2c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10e3c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10e4c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10e5c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10e6c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10e7c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10e8c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10e9c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10eac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10ebc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10ecc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10edc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10eec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10efc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10f0c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10f1c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10f2c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10f3c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10f4c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10f5c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10f6c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10f7c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10f8c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10f9c, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10fac, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10fbc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10fcc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10fdc, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10fec, 0 },
	{ "MPS_CLS_TCAM_X_H", 0x10ffc, 0 },
	{ NULL }
};

struct reg_info t5_cpl_switch_regs[] = {
	{ "CPL_SWITCH_CNTRL", 0x19040, 0 },
		{ "cpl_pkt_tid", 8, 24 },
		{ "cim_split_enable", 6, 1 },
		{ "cim_truncate_enable", 5, 1 },
		{ "cim_to_up_full_size", 4, 1 },
		{ "cpu_no_enable", 3, 1 },
		{ "switch_table_enable", 2, 1 },
		{ "sge_enable", 1, 1 },
		{ "cim_enable", 0, 1 },
	{ "CPL_SWITCH_TBL_IDX", 0x19044, 0 },
	{ "CPL_SWITCH_TBL_DATA", 0x19048, 0 },
	{ "CPL_SWITCH_ZERO_ERROR", 0x1904c, 0 },
		{ "zero_cmd_ch1", 8, 8 },
		{ "zero_cmd_ch0", 0, 8 },
	{ "CPL_INTR_ENABLE", 0x19050, 0 },
		{ "perr_cpl_128to128_1", 7, 1 },
		{ "perr_cpl_128to128_0", 6, 1 },
		{ "cim_op_map_perr", 5, 1 },
		{ "cim_ovfl_error", 4, 1 },
		{ "tp_framing_error", 3, 1 },
		{ "sge_framing_error", 2, 1 },
		{ "cim_framing_error", 1, 1 },
		{ "zero_switch_error", 0, 1 },
	{ "CPL_INTR_CAUSE", 0x19054, 0 },
		{ "perr_cpl_128to128_1", 7, 1 },
		{ "perr_cpl_128to128_0", 6, 1 },
		{ "cim_op_map_perr", 5, 1 },
		{ "cim_ovfl_error", 4, 1 },
		{ "tp_framing_error", 3, 1 },
		{ "sge_framing_error", 2, 1 },
		{ "cim_framing_error", 1, 1 },
		{ "zero_switch_error", 0, 1 },
	{ "CPL_MAP_TBL_IDX", 0x19058, 0 },
		{ "cim_split_opcode_program", 8, 1 },
		{ "cpl_map_tbl_idx", 0, 8 },
	{ "CPL_MAP_TBL_DATA", 0x1905c, 0 },
	{ NULL }
};

struct reg_info t5_smb_regs[] = {
	{ "SMB_GLOBAL_TIME_CFG", 0x19060, 0 },
		{ "MacroCntCfg", 8, 5 },
		{ "MicroCntCfg", 0, 8 },
	{ "SMB_MST_TIMEOUT_CFG", 0x19064, 0 },
	{ "SMB_MST_CTL_CFG", 0x19068, 0 },
		{ "MstFifoDbg", 31, 1 },
		{ "MstFifoDbgClr", 30, 1 },
		{ "MstRxByteCfg", 12, 6 },
		{ "MstTxByteCfg", 6, 6 },
		{ "MstReset", 1, 1 },
		{ "MstCtlEn", 0, 1 },
	{ "SMB_MST_CTL_STS", 0x1906c, 0 },
		{ "MstRxByteCnt", 12, 6 },
		{ "MstTxByteCnt", 6, 6 },
		{ "MstBusySts", 0, 1 },
	{ "SMB_MST_TX_FIFO_RDWR", 0x19070, 0 },
	{ "SMB_MST_RX_FIFO_RDWR", 0x19074, 0 },
	{ "SMB_SLV_TIMEOUT_CFG", 0x19078, 0 },
	{ "SMB_SLV_CTL_CFG", 0x1907c, 0 },
		{ "SlvFifoDbg", 31, 1 },
		{ "SlvFifoDbgClr", 30, 1 },
		{ "SlvCrcOutBitInv", 21, 1 },
		{ "SlvCrcOutBitRev", 20, 1 },
		{ "SlvCrcInBitRev", 19, 1 },
		{ "SlvCrcPreset", 11, 8 },
		{ "SlvAddrCfg", 4, 7 },
		{ "SlvAlrtSet", 2, 1 },
		{ "SlvReset", 1, 1 },
		{ "SlvCtlEn", 0, 1 },
	{ "SMB_SLV_CTL_STS", 0x19080, 0 },
		{ "SlvFifoTxCnt", 12, 6 },
		{ "SlvFifoCnt", 6, 6 },
		{ "SlvAlrtSts", 2, 1 },
		{ "SlvBusySts", 0, 1 },
	{ "SMB_SLV_FIFO_RDWR", 0x19084, 0 },
	{ "SMB_INT_ENABLE", 0x1908c, 0 },
		{ "MstTxFifoParEn", 21, 1 },
		{ "MstRxFifoParEn", 20, 1 },
		{ "SlvFifoParEn", 19, 1 },
		{ "SlvUnExpBusStopEn", 18, 1 },
		{ "SlvUnExpBusStartEn", 17, 1 },
		{ "SlvCommandCodeInvEn", 16, 1 },
		{ "SlvByteCntErrEn", 15, 1 },
		{ "SlvUnExpAckMstEn", 14, 1 },
		{ "SlvUnExpNackMstEn", 13, 1 },
		{ "SlvNoBusStopEn", 12, 1 },
		{ "SlvNoRepStartEn", 11, 1 },
		{ "SlvRxAddrIntEn", 10, 1 },
		{ "SlvRxPecErrIntEn", 9, 1 },
		{ "SlvPrepToArpIntEn", 8, 1 },
		{ "SlvTimeOutIntEn", 7, 1 },
		{ "SlvErrIntEn", 6, 1 },
		{ "SlvDoneIntEn", 5, 1 },
		{ "SlvRxRdyIntEn", 4, 1 },
		{ "MstTimeOutIntEn", 3, 1 },
		{ "MstNAckIntEn", 2, 1 },
		{ "MstLostArbIntEn", 1, 1 },
		{ "MstDoneIntEn", 0, 1 },
	{ "SMB_INT_CAUSE", 0x19090, 0 },
		{ "MstTxFifoParInt", 21, 1 },
		{ "MstRxFifoParInt", 20, 1 },
		{ "SlvFifoParInt", 19, 1 },
		{ "SlvUnExpBusStopInt", 18, 1 },
		{ "SlvUnExpBusStartInt", 17, 1 },
		{ "SlvCommandCodeInvInt", 16, 1 },
		{ "SlvByteCntErrInt", 15, 1 },
		{ "SlvUnExpAckMstInt", 14, 1 },
		{ "SlvUnExpNackMstInt", 13, 1 },
		{ "SlvNoBusStopInt", 12, 1 },
		{ "SlvNoRepStartInt", 11, 1 },
		{ "SlvRxAddrInt", 10, 1 },
		{ "SlvRxPecErrInt", 9, 1 },
		{ "SlvPrepToArpInt", 8, 1 },
		{ "SlvTimeOutInt", 7, 1 },
		{ "SlvErrInt", 6, 1 },
		{ "SlvDoneInt", 5, 1 },
		{ "SlvRxRdyInt", 4, 1 },
		{ "MstTimeOutInt", 3, 1 },
		{ "MstNAckInt", 2, 1 },
		{ "MstLostArbInt", 1, 1 },
		{ "MstDoneInt", 0, 1 },
	{ "SMB_DEBUG_DATA", 0x19094, 0 },
		{ "DebugDataH", 16, 16 },
		{ "DebugDataL", 0, 16 },
	{ "SMB_PERR_EN", 0x19098, 0 },
		{ "MstTxFifo", 21, 1 },
		{ "MstRxFifo", 19, 1 },
		{ "SlvFifo", 18, 1 },
		{ "MstTxFifoPerrEn", 2, 1 },
		{ "MstRxFifoPerrEn", 1, 1 },
		{ "SlvFifoPerrEn", 0, 1 },
	{ "SMB_PERR_INJ", 0x1909c, 0 },
		{ "MstTxInjDataErr", 3, 1 },
		{ "MstRxInjDataErr", 2, 1 },
		{ "SlvInjDataErr", 1, 1 },
		{ "FifoInjDataErrEn", 0, 1 },
	{ "SMB_SLV_ARP_CTL", 0x190a0, 0 },
		{ "ArpCommandCode", 2, 8 },
		{ "ArpAddrRes", 1, 1 },
		{ "ArpAddrVal", 0, 1 },
	{ "SMB_ARP_UDID0", 0x190a4, 0 },
	{ "SMB_ARP_UDID1", 0x190a8, 0 },
		{ "SubsystemVendorID", 16, 16 },
		{ "SubsystemDeviceID", 0, 16 },
	{ "SMB_ARP_UDID2", 0x190ac, 0 },
		{ "DeviceID", 16, 16 },
		{ "Interface", 0, 16 },
	{ "SMB_ARP_UDID3", 0x190b0, 0 },
		{ "DeviceCap", 24, 8 },
		{ "VersionID", 16, 8 },
		{ "VendorID", 0, 16 },
	{ "SMB_SLV_AUX_ADDR0", 0x190b4, 0 },
		{ "AuxAddr0Val", 6, 1 },
		{ "AuxAddr0", 0, 6 },
	{ "SMB_SLV_AUX_ADDR1", 0x190b8, 0 },
		{ "AuxAddr1Val", 6, 1 },
		{ "AuxAddr1", 0, 6 },
	{ "SMB_SLV_AUX_ADDR2", 0x190bc, 0 },
		{ "AuxAddr2Val", 6, 1 },
		{ "AuxAddr2", 0, 6 },
	{ "SMB_SLV_AUX_ADDR3", 0x190c0, 0 },
		{ "AuxAddr3Val", 6, 1 },
		{ "AuxAddr3", 0, 6 },
	{ "SMB_COMMAND_CODE0", 0x190c4, 0 },
	{ "SMB_COMMAND_CODE1", 0x190c8, 0 },
	{ "SMB_COMMAND_CODE2", 0x190cc, 0 },
	{ "SMB_COMMAND_CODE3", 0x190d0, 0 },
	{ "SMB_COMMAND_CODE4", 0x190d4, 0 },
	{ "SMB_COMMAND_CODE5", 0x190d8, 0 },
	{ "SMB_COMMAND_CODE6", 0x190dc, 0 },
	{ "SMB_COMMAND_CODE7", 0x190e0, 0 },
	{ "SMB_MICRO_CNT_CLK_CFG", 0x190e4, 0 },
		{ "MacroCntClkCfg", 8, 5 },
		{ "MicroCntClkCfg", 0, 8 },
	{ "SMB_CTL_STATUS", 0x190e8, 0 },
		{ "MstBusBusy", 2, 1 },
		{ "SlvBusBusy", 1, 1 },
		{ "BusBusy", 0, 1 },
	{ NULL }
};

struct reg_info t5_i2cm_regs[] = {
	{ "I2CM_CFG", 0x190f0, 0 },
	{ "I2CM_DATA", 0x190f4, 0 },
	{ "I2CM_OP", 0x190f8, 0 },
		{ "Busy", 31, 1 },
		{ "Ack", 30, 1 },
		{ "Cont", 1, 1 },
		{ "Op", 0, 1 },
	{ NULL }
};

struct reg_info t5_mi_regs[] = {
	{ "MI_CFG", 0x19100, 0 },
		{ "T4_St", 14, 1 },
		{ "ClkDiv", 5, 8 },
		{ "St", 3, 2 },
		{ "PreEn", 2, 1 },
		{ "MDIInv", 1, 1 },
		{ "MDIO_1P2V_Sel", 0, 1 },
	{ "MI_ADDR", 0x19104, 0 },
		{ "PhyAddr", 5, 5 },
		{ "RegAddr", 0, 5 },
	{ "MI_DATA", 0x19108, 0 },
	{ "MI_OP", 0x1910c, 0 },
		{ "Busy", 31, 1 },
		{ "St", 3, 2 },
		{ "Inc", 2, 1 },
		{ "Op", 0, 2 },
	{ NULL }
};

struct reg_info t5_uart_regs[] = {
	{ "UART_CONFIG", 0x19110, 0 },
		{ "StopBits", 22, 2 },
		{ "Parity", 20, 2 },
		{ "DataBits", 16, 4 },
		{ "ClkDiv", 0, 12 },
	{ NULL }
};

struct reg_info t5_pmu_regs[] = {
	{ "PMU_PART_CG_PWRMODE", 0x19120, 0 },
		{ "SGE_Part_CGEn", 19, 1 },
		{ "PDP_Part_CGEn", 18, 1 },
		{ "TP_Part_CGEn", 17, 1 },
		{ "EDC0_Part_CGEn", 16, 1 },
		{ "EDC1_Part_CGEn", 15, 1 },
		{ "LE_Part_CGEn", 14, 1 },
		{ "MA_Part_CGEn", 13, 1 },
		{ "MC0_Part_CGEn", 12, 1 },
		{ "MC1_Part_CGEn", 11, 1 },
		{ "PCIE_Part_CGEn", 10, 1 },
		{ "InitPowerMode", 0, 2 },
	{ "PMU_SLEEPMODE_WAKEUP", 0x19124, 0 },
		{ "GlobalDeepSleepEn", 6, 1 },
		{ "HWWakeUpEn", 5, 1 },
		{ "Port3SleepMode", 4, 1 },
		{ "Port2SleepMode", 3, 1 },
		{ "Port1SleepMode", 2, 1 },
		{ "Port0SleepMode", 1, 1 },
		{ "WakeUp", 0, 1 },
	{ NULL }
};

struct reg_info t5_ulp_rx_regs[] = {
	{ "ULP_RX_CTL", 0x19150, 0 },
		{ "PCMD1Threshold", 24, 8 },
		{ "PCMD0Threshold", 16, 8 },
		{ "disable_0B_STAG_ERR", 14, 1 },
		{ "RDMA_0b_wr_opcode", 10, 4 },
		{ "RDMA_0b_wr_pass", 9, 1 },
		{ "STAG_RQE", 8, 1 },
		{ "RDMA_State_En", 7, 1 },
		{ "Crc1_En", 6, 1 },
		{ "RDMA_0b_wr_cqe", 5, 1 },
		{ "PCIE_Atrb_En", 4, 1 },
		{ "RDMA_permissive_mode", 3, 1 },
		{ "PagePodME", 2, 1 },
		{ "IscsiTagTcb", 1, 1 },
		{ "TddpTagTcb", 0, 1 },
	{ "ULP_RX_INT_ENABLE", 0x19154, 0 },
		{ "SE_CNT_MISMATCH_1", 26, 1 },
		{ "SE_CNT_MISMATCH_0", 25, 1 },
		{ "ENABLE_CTX_1", 24, 1 },
		{ "ENABLE_CTX_0", 23, 1 },
		{ "ENABLE_FF", 22, 1 },
		{ "ENABLE_APF_1", 21, 1 },
		{ "ENABLE_APF_0", 20, 1 },
		{ "ENABLE_AF_1", 19, 1 },
		{ "ENABLE_AF_0", 18, 1 },
		{ "ENABLE_DDPDF_1", 17, 1 },
		{ "ENABLE_DDPMF_1", 16, 1 },
		{ "ENABLE_MEMRF_1", 15, 1 },
		{ "ENABLE_PRSDF_1", 14, 1 },
		{ "ENABLE_DDPDF_0", 13, 1 },
		{ "ENABLE_DDPMF_0", 12, 1 },
		{ "ENABLE_MEMRF_0", 11, 1 },
		{ "ENABLE_PRSDF_0", 10, 1 },
		{ "ENABLE_PCMDF_1", 9, 1 },
		{ "ENABLE_TPTCF_1", 8, 1 },
		{ "ENABLE_DDPCF_1", 7, 1 },
		{ "ENABLE_MPARF_1", 6, 1 },
		{ "ENABLE_MPARC_1", 5, 1 },
		{ "ENABLE_PCMDF_0", 4, 1 },
		{ "ENABLE_TPTCF_0", 3, 1 },
		{ "ENABLE_DDPCF_0", 2, 1 },
		{ "ENABLE_MPARF_0", 1, 1 },
		{ "ENABLE_MPARC_0", 0, 1 },
	{ "ULP_RX_INT_CAUSE", 0x19158, 0 },
		{ "SE_CNT_MISMATCH_1", 26, 1 },
		{ "SE_CNT_MISMATCH_0", 25, 1 },
		{ "CAUSE_CTX_1", 24, 1 },
		{ "CAUSE_CTX_0", 23, 1 },
		{ "CAUSE_FF", 22, 1 },
		{ "CAUSE_APF_1", 21, 1 },
		{ "CAUSE_APF_0", 20, 1 },
		{ "CAUSE_AF_1", 19, 1 },
		{ "CAUSE_AF_0", 18, 1 },
		{ "CAUSE_DDPDF_1", 17, 1 },
		{ "CAUSE_DDPMF_1", 16, 1 },
		{ "CAUSE_MEMRF_1", 15, 1 },
		{ "CAUSE_PRSDF_1", 14, 1 },
		{ "CAUSE_DDPDF_0", 13, 1 },
		{ "CAUSE_DDPMF_0", 12, 1 },
		{ "CAUSE_MEMRF_0", 11, 1 },
		{ "CAUSE_PRSDF_0", 10, 1 },
		{ "CAUSE_PCMDF_1", 9, 1 },
		{ "CAUSE_TPTCF_1", 8, 1 },
		{ "CAUSE_DDPCF_1", 7, 1 },
		{ "CAUSE_MPARF_1", 6, 1 },
		{ "CAUSE_MPARC_1", 5, 1 },
		{ "CAUSE_PCMDF_0", 4, 1 },
		{ "CAUSE_TPTCF_0", 3, 1 },
		{ "CAUSE_DDPCF_0", 2, 1 },
		{ "CAUSE_MPARF_0", 1, 1 },
		{ "CAUSE_MPARC_0", 0, 1 },
	{ "ULP_RX_ISCSI_LLIMIT", 0x1915c, 0 },
		{ "IscsiLlimit", 6, 26 },
	{ "ULP_RX_ISCSI_ULIMIT", 0x19160, 0 },
		{ "IscsiUlimit", 6, 26 },
	{ "ULP_RX_ISCSI_TAGMASK", 0x19164, 0 },
		{ "IscsiTagMask", 6, 26 },
	{ "ULP_RX_ISCSI_PSZ", 0x19168, 0 },
		{ "Hpz3", 24, 4 },
		{ "Hpz2", 16, 4 },
		{ "Hpz1", 8, 4 },
		{ "Hpz0", 0, 4 },
	{ "ULP_RX_TDDP_LLIMIT", 0x1916c, 0 },
		{ "TddpLlimit", 6, 26 },
	{ "ULP_RX_TDDP_ULIMIT", 0x19170, 0 },
		{ "TddpUlimit", 6, 26 },
	{ "ULP_RX_TDDP_TAGMASK", 0x19174, 0 },
		{ "TddpTagMask", 6, 26 },
	{ "ULP_RX_TDDP_PSZ", 0x19178, 0 },
		{ "Hpz3", 24, 4 },
		{ "Hpz2", 16, 4 },
		{ "Hpz1", 8, 4 },
		{ "Hpz0", 0, 4 },
	{ "ULP_RX_STAG_LLIMIT", 0x1917c, 0 },
	{ "ULP_RX_STAG_ULIMIT", 0x19180, 0 },
	{ "ULP_RX_RQ_LLIMIT", 0x19184, 0 },
	{ "ULP_RX_RQ_ULIMIT", 0x19188, 0 },
	{ "ULP_RX_PBL_LLIMIT", 0x1918c, 0 },
	{ "ULP_RX_PBL_ULIMIT", 0x19190, 0 },
	{ "ULP_RX_CTX_BASE", 0x19194, 0 },
	{ "ULP_RX_PERR_ENABLE", 0x1919c, 0 },
		{ "PERR_SE_CNT_MISMATCH_1", 26, 1 },
		{ "PERR_SE_CNT_MISMATCH_0", 25, 1 },
		{ "PERR_RSVD0", 24, 1 },
		{ "PERR_RSVD1", 23, 1 },
		{ "PERR_ENABLE_FF", 22, 1 },
		{ "PERR_ENABLE_APF_1", 21, 1 },
		{ "PERR_ENABLE_APF_0", 20, 1 },
		{ "PERR_ENABLE_AF_1", 19, 1 },
		{ "PERR_ENABLE_AF_0", 18, 1 },
		{ "PERR_ENABLE_DDPDF_1", 17, 1 },
		{ "PERR_ENABLE_DDPMF_1", 16, 1 },
		{ "PERR_ENABLE_MEMRF_1", 15, 1 },
		{ "PERR_ENABLE_PRSDF_1", 14, 1 },
		{ "PERR_ENABLE_DDPDF_0", 13, 1 },
		{ "PERR_ENABLE_DDPMF_0", 12, 1 },
		{ "PERR_ENABLE_MEMRF_0", 11, 1 },
		{ "PERR_ENABLE_PRSDF_0", 10, 1 },
		{ "PERR_ENABLE_PCMDF_1", 9, 1 },
		{ "PERR_ENABLE_TPTCF_1", 8, 1 },
		{ "PERR_ENABLE_DDPCF_1", 7, 1 },
		{ "PERR_ENABLE_MPARF_1", 6, 1 },
		{ "PERR_ENABLE_MPARC_1", 5, 1 },
		{ "PERR_ENABLE_PCMDF_0", 4, 1 },
		{ "PERR_ENABLE_TPTCF_0", 3, 1 },
		{ "PERR_ENABLE_DDPCF_0", 2, 1 },
		{ "PERR_ENABLE_MPARF_0", 1, 1 },
		{ "PERR_ENABLE_MPARC_0", 0, 1 },
	{ "ULP_RX_PERR_INJECT", 0x191a0, 0 },
		{ "MemSel", 1, 5 },
		{ "InjectDataErr", 0, 1 },
	{ "ULP_RX_RQUDP_LLIMIT", 0x191a4, 0 },
	{ "ULP_RX_RQUDP_ULIMIT", 0x191a8, 0 },
	{ "ULP_RX_CTX_ACC_CH0", 0x191ac, 0 },
		{ "REQ", 21, 1 },
		{ "WB", 20, 1 },
		{ "TID", 0, 20 },
	{ "ULP_RX_CTX_ACC_CH1", 0x191b0, 0 },
		{ "REQ", 21, 1 },
		{ "WB", 20, 1 },
		{ "TID", 0, 20 },
	{ "ULP_RX_SE_CNT_ERR", 0x191d0, 0 },
		{ "ERR_CH1", 4, 4 },
		{ "ERR_CH0", 0, 4 },
	{ "ULP_RX_SE_CNT_CLR", 0x191d4, 0 },
		{ "CLR_CH0", 4, 4 },
		{ "CLR_CH1", 0, 4 },
	{ "ULP_RX_SE_CNT_CH0", 0x191d8, 0 },
		{ "SOP_CNT_OUT0", 28, 4 },
		{ "EOP_CNT_OUT0", 24, 4 },
		{ "SOP_CNT_AL0", 20, 4 },
		{ "EOP_CNT_AL0", 16, 4 },
		{ "SOP_CNT_MR0", 12, 4 },
		{ "EOP_CNT_MR0", 8, 4 },
		{ "SOP_CNT_IN0", 4, 4 },
		{ "EOP_CNT_IN0", 0, 4 },
	{ "ULP_RX_SE_CNT_CH1", 0x191dc, 0 },
		{ "SOP_CNT_OUT1", 28, 4 },
		{ "EOP_CNT_OUT1", 24, 4 },
		{ "SOP_CNT_AL1", 20, 4 },
		{ "EOP_CNT_AL1", 16, 4 },
		{ "SOP_CNT_MR1", 12, 4 },
		{ "EOP_CNT_MR1", 8, 4 },
		{ "SOP_CNT_IN1", 4, 4 },
		{ "EOP_CNT_IN1", 0, 4 },
	{ "ULP_RX_DBG_CTL", 0x191e0, 0 },
		{ "EN_DBG_H", 17, 1 },
		{ "EN_DBG_L", 16, 1 },
		{ "SEL_H", 8, 8 },
		{ "SEL_L", 0, 8 },
	{ "ULP_RX_DBG_DATAH", 0x191e4, 0 },
	{ "ULP_RX_DBG_DATAL", 0x191e8, 0 },
	{ "ULP_RX_LA_CHNL", 0x19238, 0 },
	{ "ULP_RX_LA_CTL", 0x1923c, 0 },
	{ "ULP_RX_LA_RDPTR", 0x19240, 0 },
	{ "ULP_RX_LA_RDDATA", 0x19244, 0 },
	{ "ULP_RX_LA_WRPTR", 0x19248, 0 },
	{ "ULP_RX_LA_RESERVED", 0x1924c, 0 },
	{ "ULP_RX_CQE_GEN_EN", 0x19250, 0 },
		{ "Termimate_msg", 1, 1 },
		{ "Terminate_with_err", 0, 1 },
	{ "ULP_RX_ATOMIC_OPCODES", 0x19254, 0 },
		{ "atomic_req_qno", 22, 2 },
		{ "atomic_rsp_qno", 20, 2 },
		{ "immediate_qno", 18, 2 },
		{ "immediate_with_se_qno", 16, 2 },
		{ "atomic_wr_opcode", 12, 4 },
		{ "atomic_rd_opcode", 8, 4 },
		{ "immediate_opcode", 4, 4 },
		{ "immediate_with_se_opcode", 0, 4 },
	{ "ULP_RX_T10_CRC_ENDIAN_SWITCHING", 0x19258, 0 },
	{ "ULP_RX_MISC_FEATURE_ENABLE", 0x1925c, 0 },
		{ "terminate_status_en", 4, 1 },
		{ "multiple_pref_enable", 3, 1 },
		{ "umudp_pbl_pref_enable", 2, 1 },
		{ "rdma_pbl_pref_en", 1, 1 },
		{ "sdc_crc_prot_en", 0, 1 },
	{ "ULP_RX_CH0_CGEN", 0x19260, 0 },
		{ "BYPASS_CGEN", 7, 1 },
		{ "TDDP_CGEN", 6, 1 },
		{ "ISCSI_CGEN", 5, 1 },
		{ "RDMA_CGEN", 4, 1 },
		{ "CHANNEL_CGEN", 3, 1 },
		{ "All_DataPath_CGEN", 2, 1 },
		{ "T10Diff_DataPath_CGEN", 1, 1 },
		{ "Rdma_DataPath_CGEN", 0, 1 },
	{ "ULP_RX_CH1_CGEN", 0x19264, 0 },
		{ "BYPASS_CGEN", 7, 1 },
		{ "TDDP_CGEN", 6, 1 },
		{ "ISCSI_CGEN", 5, 1 },
		{ "RDMA_CGEN", 4, 1 },
		{ "CHANNEL_CGEN", 3, 1 },
		{ "All_DataPath_CGEN", 2, 1 },
		{ "T10Diff_DataPath_CGEN", 1, 1 },
		{ "Rdma_DataPath_CGEN", 0, 1 },
	{ "ULP_RX_RFE_DISABLE", 0x19268, 0 },
	{ "ULP_RX_INT_ENABLE_2", 0x1926c, 0 },
		{ "ULPRX2MA_IntfPerr", 8, 1 },
		{ "ALN_SDC_ERR_1", 7, 1 },
		{ "ALN_SDC_ERR_0", 6, 1 },
		{ "PF_UNTAGGED_TPT_1", 5, 1 },
		{ "PF_UNTAGGED_TPT_0", 4, 1 },
		{ "PF_PBL_1", 3, 1 },
		{ "PF_PBL_0", 2, 1 },
		{ "DDP_HINT_1", 1, 1 },
		{ "DDP_HINT_0", 0, 1 },
	{ "ULP_RX_INT_CAUSE_2", 0x19270, 0 },
		{ "ULPRX2MA_IntfPerr", 8, 1 },
		{ "ALN_SDC_ERR_1", 7, 1 },
		{ "ALN_SDC_ERR_0", 6, 1 },
		{ "PF_UNTAGGED_TPT_1", 5, 1 },
		{ "PF_UNTAGGED_TPT_0", 4, 1 },
		{ "PF_PBL_1", 3, 1 },
		{ "PF_PBL_0", 2, 1 },
		{ "DDP_HINT_1", 1, 1 },
		{ "DDP_HINT_0", 0, 1 },
	{ "ULP_RX_PERR_ENABLE_2", 0x19274, 0 },
		{ "ENABLE_ULPRX2MA_IntfPerr", 8, 1 },
		{ "ENABLE_ALN_SDC_ERR_1", 7, 1 },
		{ "ENABLE_ALN_SDC_ERR_0", 6, 1 },
		{ "ENABLE_PF_UNTAGGED_TPT_1", 5, 1 },
		{ "ENABLE_PF_UNTAGGED_TPT_0", 4, 1 },
		{ "ENABLE_PF_PBL_1", 3, 1 },
		{ "ENABLE_PF_PBL_0", 2, 1 },
		{ "ENABLE_DDP_HINT_1", 1, 1 },
		{ "ENABLE_DDP_HINT_0", 0, 1 },
	{ "ULP_RX_RQE_PBL_MULTIPLE_OUTSTANDING_CNT", 0x19278, 0 },
	{ "ULP_RX_ATOMIC_LEN", 0x1927c, 0 },
		{ "atomic_rpl_len", 16, 8 },
		{ "atomic_req_len", 8, 8 },
		{ "atomic_immediate_len", 0, 8 },
	{ "ULP_RX_CGEN_GLOBAL", 0x19280, 0 },
	{ "ULP_RX_CTX_SKIP_MA_REQ", 0x19284, 0 },
		{ "clear_ctx_err_cnt1", 3, 1 },
		{ "clear_ctx_err_cnt0", 2, 1 },
		{ "skip_ma_req_en1", 1, 1 },
		{ "skip_ma_req_en0", 0, 1 },
	{ "ULP_RX_CHNL0_CTX_ERROR_COUNT_PER_TID", 0x19288, 0 },
	{ "ULP_RX_CHNL1_CTX_ERROR_COUNT_PER_TID", 0x1928c, 0 },
	{ "ULP_RX_MSN_CHECK_ENABLE", 0x19290, 0 },
		{ "Rd_or_Term_msn_check_enable", 2, 1 },
		{ "atomic_op_msn_check_enable", 1, 1 },
		{ "send_msn_check_enable", 0, 1 },
	{ NULL }
};

struct reg_info t5_sf_regs[] = {
	{ "SF_DATA", 0x193f8, 0 },
	{ "SF_OP", 0x193fc, 0 },
		{ "Busy", 31, 1 },
		{ "Lock", 4, 1 },
		{ "Cont", 3, 1 },
		{ "ByteCnt", 1, 2 },
		{ "Op", 0, 1 },
	{ NULL }
};

struct reg_info t5_pl_regs[] = {
	{ "PL_PF_INT_CAUSE", 0x1e3c0, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_INT_ENABLE", 0x1e3c4, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_CTL", 0x1e3c8, 0 },
	{ "PL_PF_INT_CAUSE", 0x1e7c0, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_INT_ENABLE", 0x1e7c4, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_CTL", 0x1e7c8, 0 },
	{ "PL_PF_INT_CAUSE", 0x1ebc0, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_INT_ENABLE", 0x1ebc4, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_CTL", 0x1ebc8, 0 },
	{ "PL_PF_INT_CAUSE", 0x1efc0, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_INT_ENABLE", 0x1efc4, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_CTL", 0x1efc8, 0 },
	{ "PL_PF_INT_CAUSE", 0x1f3c0, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_INT_ENABLE", 0x1f3c4, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_CTL", 0x1f3c8, 0 },
	{ "PL_PF_INT_CAUSE", 0x1f7c0, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_INT_ENABLE", 0x1f7c4, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_CTL", 0x1f7c8, 0 },
	{ "PL_PF_INT_CAUSE", 0x1fbc0, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_INT_ENABLE", 0x1fbc4, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_CTL", 0x1fbc8, 0 },
	{ "PL_PF_INT_CAUSE", 0x1ffc0, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_INT_ENABLE", 0x1ffc4, 0 },
		{ "SW", 3, 1 },
		{ "CIM", 1, 1 },
		{ "MPS", 0, 1 },
	{ "PL_PF_CTL", 0x1ffc8, 0 },
	{ "PL_WHOAMI", 0x19400, 0 },
		{ "PortxMap", 24, 3 },
		{ "SourceBus", 16, 2 },
		{ "SourcePF", 8, 3 },
		{ "IsVF", 7, 1 },
		{ "VFID", 0, 7 },
	{ "PL_PERR_CAUSE", 0x19404, 0 },
		{ "MC1", 31, 1 },
		{ "UART", 28, 1 },
		{ "ULP_TX", 27, 1 },
		{ "SGE", 26, 1 },
		{ "HMA", 25, 1 },
		{ "CPL_SWITCH", 24, 1 },
		{ "ULP_RX", 23, 1 },
		{ "PM_RX", 22, 1 },
		{ "PM_TX", 21, 1 },
		{ "MA", 20, 1 },
		{ "TP", 19, 1 },
		{ "LE", 18, 1 },
		{ "EDC1", 17, 1 },
		{ "EDC0", 16, 1 },
		{ "MC0", 15, 1 },
		{ "PCIE", 14, 1 },
		{ "PMU", 13, 1 },
		{ "MAC", 9, 1 },
		{ "SMB", 8, 1 },
		{ "SF", 7, 1 },
		{ "PL", 6, 1 },
		{ "NCSI", 5, 1 },
		{ "MPS", 4, 1 },
		{ "MI", 3, 1 },
		{ "DBG", 2, 1 },
		{ "I2CM", 1, 1 },
		{ "CIM", 0, 1 },
	{ "PL_PERR_ENABLE", 0x19408, 0 },
		{ "MC1", 31, 1 },
		{ "UART", 28, 1 },
		{ "ULP_TX", 27, 1 },
		{ "SGE", 26, 1 },
		{ "HMA", 25, 1 },
		{ "CPL_SWITCH", 24, 1 },
		{ "ULP_RX", 23, 1 },
		{ "PM_RX", 22, 1 },
		{ "PM_TX", 21, 1 },
		{ "MA", 20, 1 },
		{ "TP", 19, 1 },
		{ "LE", 18, 1 },
		{ "EDC1", 17, 1 },
		{ "EDC0", 16, 1 },
		{ "MC0", 15, 1 },
		{ "PCIE", 14, 1 },
		{ "PMU", 13, 1 },
		{ "MAC", 9, 1 },
		{ "SMB", 8, 1 },
		{ "SF", 7, 1 },
		{ "PL", 6, 1 },
		{ "NCSI", 5, 1 },
		{ "MPS", 4, 1 },
		{ "MI", 3, 1 },
		{ "DBG", 2, 1 },
		{ "I2CM", 1, 1 },
		{ "CIM", 0, 1 },
	{ "PL_INT_CAUSE", 0x1940c, 0 },
		{ "MC1", 31, 1 },
		{ "FLR", 30, 1 },
		{ "SW_CIM", 29, 1 },
		{ "UART", 28, 1 },
		{ "ULP_TX", 27, 1 },
		{ "SGE", 26, 1 },
		{ "HMA", 25, 1 },
		{ "CPL_SWITCH", 24, 1 },
		{ "ULP_RX", 23, 1 },
		{ "PM_RX", 22, 1 },
		{ "PM_TX", 21, 1 },
		{ "MA", 20, 1 },
		{ "TP", 19, 1 },
		{ "LE", 18, 1 },
		{ "EDC1", 17, 1 },
		{ "EDC0", 16, 1 },
		{ "MC0", 15, 1 },
		{ "PCIE", 14, 1 },
		{ "PMU", 13, 1 },
		{ "MAC3", 12, 1 },
		{ "MAC2", 11, 1 },
		{ "MAC1", 10, 1 },
		{ "MAC0", 9, 1 },
		{ "SMB", 8, 1 },
		{ "SF", 7, 1 },
		{ "PL", 6, 1 },
		{ "NCSI", 5, 1 },
		{ "MPS", 4, 1 },
		{ "MI", 3, 1 },
		{ "DBG", 2, 1 },
		{ "I2CM", 1, 1 },
		{ "CIM", 0, 1 },
	{ "PL_INT_ENABLE", 0x19410, 0 },
		{ "MC1", 31, 1 },
		{ "FLR", 30, 1 },
		{ "SW_CIM", 29, 1 },
		{ "UART", 28, 1 },
		{ "ULP_TX", 27, 1 },
		{ "SGE", 26, 1 },
		{ "HMA", 25, 1 },
		{ "CPL_SWITCH", 24, 1 },
		{ "ULP_RX", 23, 1 },
		{ "PM_RX", 22, 1 },
		{ "PM_TX", 21, 1 },
		{ "MA", 20, 1 },
		{ "TP", 19, 1 },
		{ "LE", 18, 1 },
		{ "EDC1", 17, 1 },
		{ "EDC0", 16, 1 },
		{ "MC0", 15, 1 },
		{ "PCIE", 14, 1 },
		{ "PMU", 13, 1 },
		{ "MAC3", 12, 1 },
		{ "MAC2", 11, 1 },
		{ "MAC1", 10, 1 },
		{ "MAC0", 9, 1 },
		{ "SMB", 8, 1 },
		{ "SF", 7, 1 },
		{ "PL", 6, 1 },
		{ "NCSI", 5, 1 },
		{ "MPS", 4, 1 },
		{ "MI", 3, 1 },
		{ "DBG", 2, 1 },
		{ "I2CM", 1, 1 },
		{ "CIM", 0, 1 },
	{ "PL_INT_MAP0", 0x19414, 0 },
		{ "MapNCSI", 16, 9 },
		{ "MapDefault", 0, 9 },
	{ "PL_INT_MAP1", 0x19418, 0 },
		{ "MapMAC1", 16, 9 },
		{ "MapMAC0", 0, 9 },
	{ "PL_INT_MAP2", 0x1941c, 0 },
		{ "MapMAC3", 16, 9 },
		{ "MapMAC2", 0, 9 },
	{ "PL_INT_MAP3", 0x19420, 0 },
		{ "MapMI", 16, 9 },
		{ "MapSMB", 0, 9 },
	{ "PL_INT_MAP4", 0x19424, 0 },
		{ "MapDBG", 16, 9 },
		{ "MapI2CM", 0, 9 },
	{ "PL_RST", 0x19428, 0 },
		{ "AutoPciePause", 4, 1 },
		{ "FatalPerrEn", 3, 1 },
		{ "SWIntCIM", 2, 1 },
		{ "PIORst", 1, 1 },
		{ "PIORstMode", 0, 1 },
	{ "PL_PL_INT_CAUSE", 0x19430, 0 },
		{ "PL_BusPerr", 6, 1 },
		{ "FatalPerr", 4, 1 },
		{ "InvalidAccess", 3, 1 },
		{ "Timeout", 2, 1 },
		{ "PLErr", 1, 1 },
	{ "PL_PL_INT_ENABLE", 0x19434, 0 },
		{ "PL_BusPerr", 6, 1 },
		{ "FatalPerr", 4, 1 },
		{ "InvalidAccess", 3, 1 },
		{ "Timeout", 2, 1 },
		{ "PLErr", 1, 1 },
	{ "PL_PL_PERR_ENABLE", 0x19438, 0 },
		{ "PL_BusPerr", 6, 1 },
	{ "PL_REV", 0x1943c, 0 },
		{ "ChipID", 4, 4 },
		{ "Rev", 0, 4 },
	{ "PL_PCIE_LINK", 0x19440, 0 },
		{ "LN0_AESTAT", 26, 3 },
		{ "LN0_AECMD", 23, 3 },
		{ "StateCfgInitF", 16, 7 },
		{ "StateCfgInit", 12, 4 },
		{ "SPEED", 8, 2 },
		{ "PERstTimeout", 7, 1 },
		{ "LTSSMEnable", 6, 1 },
		{ "LTSSM", 0, 6 },
	{ "PL_PCIE_CTL_STAT", 0x19444, 0 },
		{ "Status", 16, 16 },
		{ "Control", 0, 16 },
	{ "PL_SEMAPHORE_CTL", 0x1944c, 0 },
		{ "LockStatus", 16, 8 },
		{ "OwnerOverride", 8, 1 },
		{ "EnablePF", 0, 8 },
	{ "PL_SEMAPHORE_LOCK", 0x19450, 0 },
		{ "Lock", 31, 1 },
		{ "SourceBus", 3, 2 },
		{ "SourcePF", 0, 3 },
	{ "PL_SEMAPHORE_LOCK", 0x19454, 0 },
		{ "Lock", 31, 1 },
		{ "SourceBus", 3, 2 },
		{ "SourcePF", 0, 3 },
	{ "PL_SEMAPHORE_LOCK", 0x19458, 0 },
		{ "Lock", 31, 1 },
		{ "SourceBus", 3, 2 },
		{ "SourcePF", 0, 3 },
	{ "PL_SEMAPHORE_LOCK", 0x1945c, 0 },
		{ "Lock", 31, 1 },
		{ "SourceBus", 3, 2 },
		{ "SourcePF", 0, 3 },
	{ "PL_SEMAPHORE_LOCK", 0x19460, 0 },
		{ "Lock", 31, 1 },
		{ "SourceBus", 3, 2 },
		{ "SourcePF", 0, 3 },
	{ "PL_SEMAPHORE_LOCK", 0x19464, 0 },
		{ "Lock", 31, 1 },
		{ "SourceBus", 3, 2 },
		{ "SourcePF", 0, 3 },
	{ "PL_SEMAPHORE_LOCK", 0x19468, 0 },
		{ "Lock", 31, 1 },
		{ "SourceBus", 3, 2 },
		{ "SourcePF", 0, 3 },
	{ "PL_SEMAPHORE_LOCK", 0x1946c, 0 },
		{ "Lock", 31, 1 },
		{ "SourceBus", 3, 2 },
		{ "SourcePF", 0, 3 },
	{ "PL_PORTX_MAP", 0x19474, 0 },
		{ "MAP7", 28, 3 },
		{ "MAP6", 24, 3 },
		{ "MAP5", 20, 3 },
		{ "MAP4", 16, 3 },
		{ "MAP3", 12, 3 },
		{ "MAP2", 8, 3 },
		{ "MAP1", 4, 3 },
		{ "MAP0", 0, 3 },
	{ "PL_VF_SLICE_L", 0x19490, 0 },
		{ "LimitAddr", 16, 10 },
		{ "BaseAddr", 0, 10 },
	{ "PL_VF_SLICE_L", 0x19498, 0 },
		{ "LimitAddr", 16, 10 },
		{ "BaseAddr", 0, 10 },
	{ "PL_VF_SLICE_L", 0x194a0, 0 },
		{ "LimitAddr", 16, 10 },
		{ "BaseAddr", 0, 10 },
	{ "PL_VF_SLICE_L", 0x194a8, 0 },
		{ "LimitAddr", 16, 10 },
		{ "BaseAddr", 0, 10 },
	{ "PL_VF_SLICE_L", 0x194b0, 0 },
		{ "LimitAddr", 16, 10 },
		{ "BaseAddr", 0, 10 },
	{ "PL_VF_SLICE_L", 0x194b8, 0 },
		{ "LimitAddr", 16, 10 },
		{ "BaseAddr", 0, 10 },
	{ "PL_VF_SLICE_L", 0x194c0, 0 },
		{ "LimitAddr", 16, 10 },
		{ "BaseAddr", 0, 10 },
	{ "PL_VF_SLICE_L", 0x194c8, 0 },
		{ "LimitAddr", 16, 10 },
		{ "BaseAddr", 0, 10 },
	{ "PL_VF_SLICE_H", 0x19494, 0 },
		{ "ModIndx", 16, 3 },
		{ "ModOffset", 0, 10 },
	{ "PL_VF_SLICE_H", 0x1949c, 0 },
		{ "ModIndx", 16, 3 },
		{ "ModOffset", 0, 10 },
	{ "PL_VF_SLICE_H", 0x194a4, 0 },
		{ "ModIndx", 16, 3 },
		{ "ModOffset", 0, 10 },
	{ "PL_VF_SLICE_H", 0x194ac, 0 },
		{ "ModIndx", 16, 3 },
		{ "ModOffset", 0, 10 },
	{ "PL_VF_SLICE_H", 0x194b4, 0 },
		{ "ModIndx", 16, 3 },
		{ "ModOffset", 0, 10 },
	{ "PL_VF_SLICE_H", 0x194bc, 0 },
		{ "ModIndx", 16, 3 },
		{ "ModOffset", 0, 10 },
	{ "PL_VF_SLICE_H", 0x194c4, 0 },
		{ "ModIndx", 16, 3 },
		{ "ModOffset", 0, 10 },
	{ "PL_VF_SLICE_H", 0x194cc, 0 },
		{ "ModIndx", 16, 3 },
		{ "ModOffset", 0, 10 },
	{ "PL_TIMEOUT_CTL", 0x194f0, 0 },
		{ "PerrCapture", 16, 1 },
		{ "Timeout", 0, 16 },
	{ "PL_TIMEOUT_STATUS0", 0x194f4, 0 },
		{ "Addr", 2, 28 },
	{ "PL_TIMEOUT_STATUS1", 0x194f8, 0 },
		{ "Valid", 31, 1 },
		{ "ValidPerr", 30, 1 },
		{ "Write", 22, 1 },
		{ "Bus", 20, 2 },
		{ "PF", 16, 3 },
		{ "VFID", 0, 8 },
	{ NULL }
};

struct reg_info t5_le_regs[] = {
	{ "LE_BUF_CONFIG", 0x19c00, 0 },
	{ "LE_DB_CONFIG", 0x19c04, 0 },
		{ "MASKCMDOLAPDIS", 26, 1 },
		{ "IPv4HASHSIZEEN", 25, 1 },
		{ "PROTOCOLMASKEN", 24, 1 },
		{ "TUPLESIZEEN", 23, 1 },
		{ "SRVRSRAMEN", 22, 1 },
		{ "TCAMCMDOVLAPEN", 21, 1 },
		{ "HASHEN", 20, 1 },
		{ "ASBOTHSRCHENPR", 19, 1 },
		{ "ASBOTHSRCHEN", 18, 1 },
		{ "ASLIPCOMPEN", 17, 1 },
		{ "BUILD", 16, 1 },
		{ "POCLIPTID0", 15, 1 },
		{ "TCAMARBOFF", 14, 1 },
		{ "ACCNTFULLEN", 13, 1 },
		{ "FilterRWnoCLIP", 12, 1 },
		{ "FilterEn", 11, 1 },
		{ "CRCHASH", 10, 1 },
		{ "COMPTID", 9, 1 },
		{ "SYNMode", 7, 2 },
		{ "SINGLETHREAD", 6, 1 },
		{ "LEBUSEN", 5, 1 },
		{ "ELOOKDUMEN", 4, 1 },
		{ "IPv4ONLYEN", 3, 1 },
		{ "MOSTCMDOEN", 2, 1 },
		{ "DELACTSYNOEN", 1, 1 },
		{ "CMDOVERLAPDIS", 0, 1 },
	{ "LE_MISC", 0x19c08, 0 },
		{ "SRAMDEEPSLEEP_STAT", 11, 1 },
		{ "TCAMDEEPSLEEP1_STAT", 10, 1 },
		{ "TCAMDEEPSLEEP0_STAT", 9, 1 },
		{ "SRAMDEEPSLEEP", 8, 1 },
		{ "TCAMDEEPSLEEP1", 7, 1 },
		{ "TCAMDEEPSLEEP0", 6, 1 },
		{ "SRVRAMCLKOFF", 5, 1 },
		{ "HASHCLKOFF", 4, 1 },
		{ "CMPUNVAIL", 0, 4 },
	{ "LE_DB_ROUTING_TABLE_INDEX", 0x19c10, 0 },
		{ "RTINDX", 7, 6 },
	{ "LE_DB_FILTER_TABLE_INDEX", 0x19c14, 0 },
		{ "FTINDX", 7, 6 },
	{ "LE_DB_SERVER_INDEX", 0x19c18, 0 },
		{ "SRINDX", 7, 6 },
	{ "LE_DB_CLIP_TABLE_INDEX", 0x19c1c, 0 },
		{ "CLIPTINDX", 7, 6 },
	{ "LE_DB_ACT_CNT_IPV4", 0x19c20, 0 },
	{ "LE_DB_ACT_CNT_IPV6", 0x19c24, 0 },
	{ "LE_DB_ACT_CNT_IPV4_TCAM", 0x19c94, 0 },
	{ "LE_DB_ACT_CNT_IPV6_TCAM", 0x19c98, 0 },
	{ "LE_ACT_CNT_THRSH", 0x19c9c, 0 },
	{ "LE_DB_HASH_CONFIG", 0x19c28, 0 },
		{ "HASHTIDSIZE", 16, 6 },
		{ "HASHSIZE", 0, 6 },
	{ "LE_DB_HASH_TABLE_BASE", 0x19c2c, 0 },
	{ "LE_DB_HASH_TID_BASE", 0x19c30, 0 },
	{ "LE_DB_SIZE", 0x19c34, 0 },
	{ "LE_DB_INT_ENABLE", 0x19c38, 0 },
		{ "MsgSel", 27, 5 },
		{ "ActCntIPv6Tzero", 21, 1 },
		{ "ActCntIPv4Tzero", 20, 1 },
		{ "ActCntIPv6zero", 19, 1 },
		{ "ActCntIPv4zero", 18, 1 },
		{ "MARspParErr", 17, 1 },
		{ "ReqQParErr", 16, 1 },
		{ "UnknownCmd", 15, 1 },
		{ "VfParErr", 14, 1 },
		{ "DropFilterHit", 13, 1 },
		{ "FilterHit", 12, 1 },
		{ "SYNCookieOff", 11, 1 },
		{ "SYNCookieBad", 10, 1 },
		{ "SYNCookie", 9, 1 },
		{ "NFASrchFail", 8, 1 },
		{ "ActRgnFull", 7, 1 },
		{ "ParityErr", 6, 1 },
		{ "LIPMiss", 5, 1 },
		{ "LIP0", 4, 1 },
		{ "Miss", 3, 1 },
		{ "RoutingHit", 2, 1 },
		{ "ActiveHit", 1, 1 },
		{ "ServerHit", 0, 1 },
	{ "LE_DB_INT_CAUSE", 0x19c3c, 0 },
		{ "ActCntIPv6Tzero", 21, 1 },
		{ "ActCntIPv4Tzero", 20, 1 },
		{ "ActCntIPv6zero", 19, 1 },
		{ "ActCntIPv4zero", 18, 1 },
		{ "MARspParErr", 17, 1 },
		{ "ReqQParErr", 16, 1 },
		{ "UnknownCmd", 15, 1 },
		{ "VfParErr", 14, 1 },
		{ "DropFilterHit", 13, 1 },
		{ "FilterHit", 12, 1 },
		{ "SYNCookieOff", 11, 1 },
		{ "SYNCookieBad", 10, 1 },
		{ "SYNCookie", 9, 1 },
		{ "NFASrchFail", 8, 1 },
		{ "ActRgnFull", 7, 1 },
		{ "ParityErr", 6, 1 },
		{ "LIPMiss", 5, 1 },
		{ "LIP0", 4, 1 },
		{ "Miss", 3, 1 },
		{ "RoutingHit", 2, 1 },
		{ "ActiveHit", 1, 1 },
		{ "ServerHit", 0, 1 },
	{ "LE_DB_INT_TID", 0x19c40, 0 },
	{ "LE_DB_INT_PTID", 0x19c44, 0 },
	{ "LE_DB_INT_INDEX", 0x19c48, 0 },
	{ "LE_DB_INT_CMD", 0x19c4c, 0 },
	{ "LE_DB_MASK_IPV4", 0x19c50, 0 },
	{ "LE_DB_MASK_IPV4", 0x19c54, 0 },
	{ "LE_DB_MASK_IPV4", 0x19c58, 0 },
	{ "LE_DB_MASK_IPV4", 0x19c5c, 0 },
	{ "LE_DB_MASK_IPV4", 0x19c60, 0 },
	{ "LE_DB_MASK_IPV6", 0x19ca0, 0 },
	{ "LE_DB_MASK_IPV6", 0x19ca4, 0 },
	{ "LE_DB_MASK_IPV6", 0x19ca8, 0 },
	{ "LE_DB_MASK_IPV6", 0x19cac, 0 },
	{ "LE_DB_MASK_IPV6", 0x19cb0, 0 },
	{ "LE_DB_MASK_IPV6", 0x19cb4, 0 },
	{ "LE_DB_MASK_IPV6", 0x19cb8, 0 },
	{ "LE_DB_MASK_IPV6", 0x19cbc, 0 },
	{ "LE_DB_MASK_IPV6", 0x19cc0, 0 },
	{ "LE_DB_MASK_IPV6", 0x19cc4, 0 },
	{ "LE_DB_MASK_IPV6", 0x19cc8, 0 },
	{ "LE_DB_MASK_IPV6", 0x19ccc, 0 },
	{ "LE_DB_MASK_IPV6", 0x19cd0, 0 },
	{ "LE_DB_MASK_IPV6", 0x19cd4, 0 },
	{ "LE_DB_MASK_IPV6", 0x19cd8, 0 },
	{ "LE_DB_MASK_IPV6", 0x19cdc, 0 },
	{ "LE_DB_MASK_IPV6", 0x19ce0, 0 },
	{ "LE_DB_REQ_RSP_CNT", 0x19ce4, 0 },
		{ "RspCnt", 16, 16 },
		{ "ReqCnt", 0, 16 },
	{ "LE_DB_DBGI_CONFIG", 0x19cf0, 0 },
		{ "DBGICMDPERR", 31, 1 },
		{ "DBGICMDRANGE", 22, 3 },
		{ "DBGICMDMSKTYPE", 21, 1 },
		{ "DBGICMDSEARCH", 20, 1 },
		{ "DBGICMDREAD", 19, 1 },
		{ "DBGICMDLEARN", 18, 1 },
		{ "DBGICMDERASE", 17, 1 },
		{ "DBGICMDIPv6", 16, 1 },
		{ "DBGICMDTYPE", 13, 3 },
		{ "DBGICMDACKERR", 12, 1 },
		{ "DBGICMDBUSY", 3, 1 },
		{ "DBGICMDSTRT", 2, 1 },
		{ "DBGICMDMODE", 0, 2 },
	{ "LE_DB_DBGI_REQ_TCAM_CMD", 0x19cf4, 0 },
		{ "DBGICMD", 20, 4 },
		{ "DBGITINDEX", 0, 20 },
	{ "LE_PERR_ENABLE", 0x19cf8, 0 },
		{ "MARspParErr", 17, 1 },
		{ "ReqQueue", 16, 1 },
		{ "VfParErr", 14, 1 },
		{ "TCAM", 6, 1 },
	{ "LE_SPARE", 0x19cfc, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d00, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d04, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d08, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d0c, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d10, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d14, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d18, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d1c, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d20, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d24, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d28, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d2c, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d30, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d34, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d38, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d3c, 0 },
	{ "LE_DB_DBGI_REQ_DATA", 0x19d40, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d50, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d54, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d58, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d5c, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d60, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d64, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d68, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d6c, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d70, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d74, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d78, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d7c, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d80, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d84, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d88, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d8c, 0 },
	{ "LE_DB_DBGI_REQ_MASK", 0x19d90, 0 },
	{ "LE_DB_DBGI_RSP_STATUS", 0x19d94, 0 },
		{ "DBGIRspIndex", 12, 20 },
		{ "DBGIRspMsg", 8, 4 },
		{ "DBGIRspMsgVld", 7, 1 },
		{ "DBGIRspMHit", 2, 1 },
		{ "DBGIRspHit", 1, 1 },
		{ "DBGIRspValid", 0, 1 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19da0, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19da4, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19da8, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19dac, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19db0, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19db4, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19db8, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19dbc, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19dc0, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19dc4, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19dc8, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19dcc, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19dd0, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19dd4, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19dd8, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19ddc, 0 },
	{ "LE_DB_DBGI_RSP_DATA", 0x19de0, 0 },
	{ "LE_DB_DBGI_RSP_LAST_CMD", 0x19de4, 0 },
		{ "LastCmdB", 16, 11 },
		{ "LastCmdA", 0, 11 },
	{ "LE_DB_DROP_FILTER_ENTRY", 0x19de8, 0 },
		{ "DropFilterEn", 31, 1 },
		{ "DropFilterClear", 17, 1 },
		{ "DropFilterSet", 16, 1 },
		{ "DropFilterFIDX", 0, 13 },
	{ "LE_DB_PTID_SVRBASE", 0x19df0, 0 },
		{ "SVRBASE_ADDR", 2, 18 },
	{ "LE_DB_FTID_FLTRBASE", 0x19df4, 0 },
		{ "FLTRBASE_ADDR", 2, 18 },
	{ "LE_DB_TID_HASHBASE", 0x19df8, 0 },
		{ "HASHBASE_ADDR", 2, 20 },
	{ "LE_PERR_INJECT", 0x19dfc, 0 },
		{ "MemSel", 1, 3 },
		{ "InjectDataErr", 0, 1 },
	{ "LE_DB_ACTIVE_MASK_IPV4", 0x19e00, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV4", 0x19e04, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV4", 0x19e08, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV4", 0x19e0c, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV4", 0x19e10, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e50, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e54, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e58, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e5c, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e60, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e64, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e68, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e6c, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e70, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e74, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e78, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e7c, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e80, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e84, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e88, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e8c, 0 },
	{ "LE_DB_ACTIVE_MASK_IPV6", 0x19e90, 0 },
	{ "LE_HASH_MASK_GEN_IPV4", 0x19ea0, 0 },
	{ "LE_HASH_MASK_GEN_IPV4", 0x19ea4, 0 },
	{ "LE_HASH_MASK_GEN_IPV4", 0x19ea8, 0 },
	{ "LE_HASH_MASK_GEN_IPV4", 0x19eac, 0 },
	{ "LE_HASH_MASK_GEN_IPV4", 0x19eb0, 0 },
	{ "LE_HASH_MASK_GEN_IPV6", 0x19eb4, 0 },
	{ "LE_HASH_MASK_GEN_IPV6", 0x19eb8, 0 },
	{ "LE_HASH_MASK_GEN_IPV6", 0x19ebc, 0 },
	{ "LE_HASH_MASK_GEN_IPV6", 0x19ec0, 0 },
	{ "LE_HASH_MASK_GEN_IPV6", 0x19ec4, 0 },
	{ "LE_HASH_MASK_GEN_IPV6", 0x19ec8, 0 },
	{ "LE_HASH_MASK_GEN_IPV6", 0x19ecc, 0 },
	{ "LE_HASH_MASK_GEN_IPV6", 0x19ed0, 0 },
	{ "LE_HASH_MASK_GEN_IPV6", 0x19ed4, 0 },
	{ "LE_HASH_MASK_GEN_IPV6", 0x19ed8, 0 },
	{ "LE_HASH_MASK_GEN_IPV6", 0x19edc, 0 },
	{ "LE_HASH_MASK_GEN_IPV6", 0x19ee0, 0 },
	{ "LE_HASH_MASK_CMP_IPV4", 0x19ee4, 0 },
	{ "LE_HASH_MASK_CMP_IPV4", 0x19ee8, 0 },
	{ "LE_HASH_MASK_CMP_IPV4", 0x19eec, 0 },
	{ "LE_HASH_MASK_CMP_IPV4", 0x19ef0, 0 },
	{ "LE_HASH_MASK_CMP_IPV4", 0x19ef4, 0 },
	{ "LE_HASH_MASK_CMP_IPV6", 0x19ef8, 0 },
	{ "LE_HASH_MASK_CMP_IPV6", 0x19efc, 0 },
	{ "LE_HASH_MASK_CMP_IPV6", 0x19f00, 0 },
	{ "LE_HASH_MASK_CMP_IPV6", 0x19f04, 0 },
	{ "LE_HASH_MASK_CMP_IPV6", 0x19f08, 0 },
	{ "LE_HASH_MASK_CMP_IPV6", 0x19f0c, 0 },
	{ "LE_HASH_MASK_CMP_IPV6", 0x19f10, 0 },
	{ "LE_HASH_MASK_CMP_IPV6", 0x19f14, 0 },
	{ "LE_HASH_MASK_CMP_IPV6", 0x19f18, 0 },
	{ "LE_HASH_MASK_CMP_IPV6", 0x19f1c, 0 },
	{ "LE_HASH_MASK_CMP_IPV6", 0x19f20, 0 },
	{ "LE_HASH_MASK_CMP_IPV6", 0x19f24, 0 },
	{ "LE_SRVR_SRAM_INIT", 0x19f34, 0 },
		{ "SRVRSRAMBASE", 2, 20 },
		{ "SRVRINITBUSY", 1, 1 },
		{ "SRVRINIT", 0, 1 },
	{ "LE_SRVR_VF_SRCH_TABLE", 0x19f38, 0 },
		{ "RDWR", 21, 1 },
		{ "VFINDEX", 14, 7 },
		{ "SRCHHADDR", 7, 7 },
		{ "SRCHLADDR", 0, 7 },
	{ "LE_DB_SECOND_ACTIVE_MASK_IPV4", 0x19f40, 0 },
	{ "LE_DB_SECOND_ACTIVE_MASK_IPV4", 0x19f44, 0 },
	{ "LE_DB_SECOND_ACTIVE_MASK_IPV4", 0x19f48, 0 },
	{ "LE_DB_SECOND_ACTIVE_MASK_IPV4", 0x19f4c, 0 },
	{ "LE_DB_SECOND_ACTIVE_MASK_IPV4", 0x19f50, 0 },
	{ "LE_DB_SECOND_GEN_HASH_MASK_IPV4", 0x19f90, 0 },
	{ "LE_DB_SECOND_GEN_HASH_MASK_IPV4", 0x19f94, 0 },
	{ "LE_DB_SECOND_GEN_HASH_MASK_IPV4", 0x19f98, 0 },
	{ "LE_DB_SECOND_GEN_HASH_MASK_IPV4", 0x19f9c, 0 },
	{ "LE_DB_SECOND_GEN_HASH_MASK_IPV4", 0x19fa0, 0 },
	{ "LE_DB_SECOND_CMP_HASH_MASK_IPV4", 0x19fa4, 0 },
	{ "LE_DB_SECOND_CMP_HASH_MASK_IPV4", 0x19fa8, 0 },
	{ "LE_DB_SECOND_CMP_HASH_MASK_IPV4", 0x19fac, 0 },
	{ "LE_DB_SECOND_CMP_HASH_MASK_IPV4", 0x19fb0, 0 },
	{ "LE_DB_SECOND_CMP_HASH_MASK_IPV4", 0x19fb4, 0 },
	{ "LE_HASH_COLLISION", 0x19fc4, 0 },
	{ "LE_GLOBAL_COLLISION", 0x19fc8, 0 },
	{ "LE_FULL_CNT_COLLISION", 0x19fcc, 0 },
	{ "LE_DEBUG_LA_CONFIG", 0x19fd0, 0 },
	{ "LE_REQ_DEBUG_LA_DATA", 0x19fd4, 0 },
	{ "LE_REQ_DEBUG_LA_WRPTR", 0x19fd8, 0 },
	{ "LE_RSP_DEBUG_LA_DATA", 0x19fdc, 0 },
	{ "LE_RSP_DEBUG_LA_WRPTR", 0x19fe0, 0 },
	{ "LE_DEBUG_LA_SEL_DATA", 0x19fe4, 0 },
	{ NULL }
};

struct reg_info t5_ncsi_regs[] = {
	{ "NCSI_PORT_CFGREG", 0x1a000, 0 },
		{ "WireEn", 28, 4 },
		{ "strp_crc", 24, 4 },
		{ "rx_halt", 22, 1 },
		{ "flush_rx_fifo", 21, 1 },
		{ "hw_arb_en", 20, 1 },
		{ "soft_pkg_sel", 19, 1 },
		{ "err_discard_en", 18, 1 },
		{ "max_pkt_size", 4, 14 },
		{ "rx_byte_swap", 3, 1 },
		{ "tx_byte_swap", 2, 1 },
	{ "NCSI_RST_CTRL", 0x1a004, 0 },
		{ "mac_ref_rst", 2, 1 },
		{ "mac_rx_rst", 1, 1 },
		{ "mac_tx_rst", 0, 1 },
	{ "NCSI_CH0_SADDR_LOW", 0x1a010, 0 },
	{ "NCSI_CH0_SADDR_HIGH", 0x1a014, 0 },
		{ "CHO_SADDR_EN", 31, 1 },
		{ "CH0_SADDR_HIGH", 0, 16 },
	{ "NCSI_CH1_SADDR_LOW", 0x1a018, 0 },
	{ "NCSI_CH1_SADDR_HIGH", 0x1a01c, 0 },
		{ "CH1_SADDR_EN", 31, 1 },
		{ "CH1_SADDR_HIGH", 0, 16 },
	{ "NCSI_CH2_SADDR_LOW", 0x1a020, 0 },
	{ "NCSI_CH2_SADDR_HIGH", 0x1a024, 0 },
		{ "CH2_SADDR_EN", 31, 1 },
		{ "CH2_SADDR_HIGH", 0, 16 },
	{ "NCSI_CH3_SADDR_LOW", 0x1a028, 0 },
	{ "NCSI_CH3_SADDR_HIGH", 0x1a02c, 0 },
		{ "CH3_SADDR_EN", 31, 1 },
		{ "CH3_SADDR_HIGH", 0, 16 },
	{ "NCSI_WORK_REQHDR_0", 0x1a030, 0 },
	{ "NCSI_WORK_REQHDR_1", 0x1a034, 0 },
	{ "NCSI_WORK_REQHDR_2", 0x1a038, 0 },
	{ "NCSI_WORK_REQHDR_3", 0x1a03c, 0 },
	{ "NCSI_MPS_HDR_LO", 0x1a040, 0 },
	{ "NCSI_MPS_HDR_HI", 0x1a044, 0 },
	{ "NCSI_CTL", 0x1a048, 0 },
		{ "STRIP_OVLAN", 3, 1 },
		{ "bmc_drop_non_bc", 2, 1 },
		{ "bmc_rx_fwd_all", 1, 1 },
		{ "FWD_BMC", 0, 1 },
	{ "NCSI_NCSI_ETYPE", 0x1a04c, 0 },
	{ "NCSI_RX_FIFO_CNT", 0x1a050, 0 },
	{ "NCSI_RX_ERR_CNT", 0x1a054, 0 },
	{ "NCSI_RX_OF_CNT", 0x1a058, 0 },
	{ "NCSI_RX_MS_CNT", 0x1a05c, 0 },
	{ "NCSI_RX_IE_CNT", 0x1a060, 0 },
	{ "NCSI_MPS_DEMUX_CNT", 0x1a064, 0 },
		{ "MPS2CIM_CNT", 16, 9 },
		{ "MPS2BMC_CNT", 0, 9 },
	{ "NCSI_CIM_DEMUX_CNT", 0x1a068, 0 },
		{ "CIM2MPS_CNT", 16, 9 },
		{ "CIM2BMC_CNT", 0, 9 },
	{ "NCSI_TX_FIFO_CNT", 0x1a06c, 0 },
	{ "NCSI_SE_CNT_CTL", 0x1a0b0, 0 },
	{ "NCSI_SE_CNT_MPS", 0x1a0b4, 0 },
	{ "NCSI_SE_CNT_CIM", 0x1a0b8, 0 },
	{ "NCSI_BUS_DEBUG", 0x1a0bc, 0 },
	{ "NCSI_LA_RDPTR", 0x1a0c0, 0 },
	{ "NCSI_LA_RDDATA", 0x1a0c4, 0 },
	{ "NCSI_LA_WRPTR", 0x1a0c8, 0 },
	{ "NCSI_LA_RESERVED", 0x1a0cc, 0 },
	{ "NCSI_LA_CTL", 0x1a0d0, 0 },
	{ "NCSI_INT_ENABLE", 0x1a0d4, 0 },
		{ "CIM_DM_prty_err", 8, 1 },
		{ "MPS_DM_prty_err", 7, 1 },
		{ "token", 6, 1 },
		{ "arb_done", 5, 1 },
		{ "arb_started", 4, 1 },
		{ "WOL", 3, 1 },
		{ "MACInt", 2, 1 },
		{ "TXFIFO_prty_err", 1, 1 },
		{ "RXFIFO_prty_err", 0, 1 },
	{ "NCSI_INT_CAUSE", 0x1a0d8, 0 },
		{ "CIM_DM_prty_err", 8, 1 },
		{ "MPS_DM_prty_err", 7, 1 },
		{ "token", 6, 1 },
		{ "arb_done", 5, 1 },
		{ "arb_started", 4, 1 },
		{ "WOL", 3, 1 },
		{ "MACInt", 2, 1 },
		{ "TXFIFO_prty_err", 1, 1 },
		{ "RXFIFO_prty_err", 0, 1 },
	{ "NCSI_STATUS", 0x1a0dc, 0 },
		{ "Master", 1, 1 },
		{ "arb_status", 0, 1 },
	{ "NCSI_PAUSE_CTRL", 0x1a0e0, 0 },
	{ "NCSI_PAUSE_TIMEOUT", 0x1a0e4, 0 },
	{ "NCSI_PAUSE_WM", 0x1a0ec, 0 },
		{ "PauseHWM", 16, 11 },
		{ "PauseLWM", 0, 11 },
	{ "NCSI_DEBUG", 0x1a0f0, 0 },
		{ "TxFIFO_empty", 4, 1 },
		{ "TxFIFO_full", 3, 1 },
		{ "PKG_ID", 0, 3 },
	{ "NCSI_PERR_INJECT", 0x1a0f4, 0 },
		{ "MemSel", 1, 1 },
		{ "InjectDataErr", 0, 1 },
	{ "NCSI_PERR_ENABLE", 0x1a0f8, 0 },
		{ "CIM_DM_prty_err", 8, 1 },
		{ "MPS_DM_prty_err", 7, 1 },
		{ "TXFIFO_prty_err", 1, 1 },
		{ "RXFIFO_prty_err", 0, 1 },
	{ "NCSI_MACB_NETWORK_CTRL", 0x1a100, 0 },
		{ "TxSndZeroPause", 12, 1 },
		{ "TxSndPause", 11, 1 },
		{ "TxStop", 10, 1 },
		{ "TxStart", 9, 1 },
		{ "BackPress", 8, 1 },
		{ "StatWrEn", 7, 1 },
		{ "IncrStat", 6, 1 },
		{ "ClearStat", 5, 1 },
		{ "EnMgmtPort", 4, 1 },
		{ "TxEn", 3, 1 },
		{ "RxEn", 2, 1 },
		{ "LoopLocal", 1, 1 },
		{ "LoopPHY", 0, 1 },
	{ "NCSI_MACB_NETWORK_CFG", 0x1a104, 0 },
		{ "PClkDiv128", 22, 1 },
		{ "CopyPause", 21, 1 },
		{ "NonStdPreOK", 20, 1 },
		{ "NoFCS", 19, 1 },
		{ "RxEnHalfDup", 18, 1 },
		{ "NoCopyFCS", 17, 1 },
		{ "LenChkEn", 16, 1 },
		{ "RxBufOffset", 14, 2 },
		{ "PauseEn", 13, 1 },
		{ "RetryTest", 12, 1 },
		{ "PClkDiv", 10, 2 },
		{ "ExtClass", 9, 1 },
		{ "En1536Frame", 8, 1 },
		{ "UCastHashEn", 7, 1 },
		{ "MCastHashEn", 6, 1 },
		{ "RxBCastDis", 5, 1 },
		{ "CopyAllFrames", 4, 1 },
		{ "JumboEn", 3, 1 },
		{ "SerEn", 2, 1 },
		{ "FullDuplex", 1, 1 },
		{ "Speed", 0, 1 },
	{ "NCSI_MACB_NETWORK_STATUS", 0x1a108, 0 },
		{ "PHYMgmtStatus", 2, 1 },
		{ "MDIStatus", 1, 1 },
		{ "LinkStatus", 0, 1 },
	{ "NCSI_MACB_TX_STATUS", 0x1a114, 0 },
		{ "UnderrunErr", 6, 1 },
		{ "TxComplete", 5, 1 },
		{ "BufferExhausted", 4, 1 },
		{ "TxProgress", 3, 1 },
		{ "RetryLimit", 2, 1 },
		{ "ColEvent", 1, 1 },
		{ "UsedBitRead", 0, 1 },
	{ "NCSI_MACB_RX_BUF_QPTR", 0x1a118, 0 },
		{ "RxBufQPtr", 2, 30 },
	{ "NCSI_MACB_TX_BUF_QPTR", 0x1a11c, 0 },
		{ "TxBufQPtr", 2, 30 },
	{ "NCSI_MACB_RX_STATUS", 0x1a120, 0 },
		{ "RxOverrunErr", 2, 1 },
		{ "FrameRcvd", 1, 1 },
		{ "NoRxBuf", 0, 1 },
	{ "NCSI_MACB_INT_STATUS", 0x1a124, 0 },
		{ "PauseTimeZero", 13, 1 },
		{ "PauseRcvd", 12, 1 },
		{ "HRespNotOK", 11, 1 },
		{ "RxOverrun", 10, 1 },
		{ "LinkChange", 9, 1 },
		{ "TxComplete", 7, 1 },
		{ "TxBufErr", 6, 1 },
		{ "RetryLimitErr", 5, 1 },
		{ "TxBufUnderrun", 4, 1 },
		{ "TxUsedBitRead", 3, 1 },
		{ "RxUsedBitRead", 2, 1 },
		{ "RxComplete", 1, 1 },
		{ "MgmtFrameSent", 0, 1 },
	{ "NCSI_MACB_INT_EN", 0x1a128, 0 },
		{ "PauseTimeZero", 13, 1 },
		{ "PauseRcvd", 12, 1 },
		{ "HRespNotOK", 11, 1 },
		{ "RxOverrun", 10, 1 },
		{ "LinkChange", 9, 1 },
		{ "TxComplete", 7, 1 },
		{ "TxBufErr", 6, 1 },
		{ "RetryLimitErr", 5, 1 },
		{ "TxBufUnderrun", 4, 1 },
		{ "TxUsedBitRead", 3, 1 },
		{ "RxUsedBitRead", 2, 1 },
		{ "RxComplete", 1, 1 },
		{ "MgmtFrameSent", 0, 1 },
	{ "NCSI_MACB_INT_DIS", 0x1a12c, 0 },
		{ "PauseTimeZero", 13, 1 },
		{ "PauseRcvd", 12, 1 },
		{ "HRespNotOK", 11, 1 },
		{ "RxOverrun", 10, 1 },
		{ "LinkChange", 9, 1 },
		{ "TxComplete", 7, 1 },
		{ "TxBufErr", 6, 1 },
		{ "RetryLimitErr", 5, 1 },
		{ "TxBufUnderrun", 4, 1 },
		{ "TxUsedBitRead", 3, 1 },
		{ "RxUsedBitRead", 2, 1 },
		{ "RxComplete", 1, 1 },
		{ "MgmtFrameSent", 0, 1 },
	{ "NCSI_MACB_INT_MASK", 0x1a130, 0 },
		{ "PauseTimeZero", 13, 1 },
		{ "PauseRcvd", 12, 1 },
		{ "HRespNotOK", 11, 1 },
		{ "RxOverrun", 10, 1 },
		{ "LinkChange", 9, 1 },
		{ "TxComplete", 7, 1 },
		{ "TxBufErr", 6, 1 },
		{ "RetryLimitErr", 5, 1 },
		{ "TxBufUnderrun", 4, 1 },
		{ "TxUsedBitRead", 3, 1 },
		{ "RxUsedBitRead", 2, 1 },
		{ "RxComplete", 1, 1 },
		{ "MgmtFrameSent", 0, 1 },
	{ "NCSI_MACB_PAUSE_TIME", 0x1a138, 0 },
	{ "NCSI_MACB_PAUSE_FRAMES_RCVD", 0x1a13c, 0 },
	{ "NCSI_MACB_TX_FRAMES_OK", 0x1a140, 0 },
	{ "NCSI_MACB_SINGLE_COL_FRAMES", 0x1a144, 0 },
	{ "NCSI_MACB_MUL_COL_FRAMES", 0x1a148, 0 },
	{ "NCSI_MACB_RX_FRAMES_OK", 0x1a14c, 0 },
	{ "NCSI_MACB_FCS_ERR", 0x1a150, 0 },
	{ "NCSI_MACB_ALIGN_ERR", 0x1a154, 0 },
	{ "NCSI_MACB_DEF_TX_FRAMES", 0x1a158, 0 },
	{ "NCSI_MACB_LATE_COL", 0x1a15c, 0 },
	{ "NCSI_MACB_EXCESSIVE_COL", 0x1a160, 0 },
	{ "NCSI_MACB_TX_UNDERRUN_ERR", 0x1a164, 0 },
	{ "NCSI_MACB_CARRIER_SENSE_ERR", 0x1a168, 0 },
	{ "NCSI_MACB_RX_RESOURCE_ERR", 0x1a16c, 0 },
	{ "NCSI_MACB_RX_OVERRUN_ERR", 0x1a170, 0 },
	{ "NCSI_MACB_RX_SYMBOL_ERR", 0x1a174, 0 },
	{ "NCSI_MACB_RX_OVERSIZE_FRAME", 0x1a178, 0 },
	{ "NCSI_MACB_RX_JABBER_ERR", 0x1a17c, 0 },
	{ "NCSI_MACB_RX_UNDERSIZE_FRAME", 0x1a180, 0 },
	{ "NCSI_MACB_SQE_TEST_ERR", 0x1a184, 0 },
	{ "NCSI_MACB_LENGTH_ERR", 0x1a188, 0 },
	{ "NCSI_MACB_TX_PAUSE_FRAMES", 0x1a18c, 0 },
	{ "NCSI_MACB_HASH_LOW", 0x1a190, 0 },
	{ "NCSI_MACB_HASH_HIGH", 0x1a194, 0 },
	{ "NCSI_MACB_SPECIFIC_1_LOW", 0x1a198, 0 },
	{ "NCSI_MACB_SPECIFIC_1_HIGH", 0x1a19c, 0 },
	{ "NCSI_MACB_SPECIFIC_2_LOW", 0x1a1a0, 0 },
	{ "NCSI_MACB_SPECIFIC_2_HIGH", 0x1a1a4, 0 },
	{ "NCSI_MACB_SPECIFIC_3_LOW", 0x1a1a8, 0 },
	{ "NCSI_MACB_SPECIFIC_3_HIGH", 0x1a1ac, 0 },
	{ "NCSI_MACB_SPECIFIC_4_LOW", 0x1a1b0, 0 },
	{ "NCSI_MACB_SPECIFIC_4_HIGH", 0x1a1b4, 0 },
	{ "NCSI_MACB_TYPE_ID", 0x1a1b8, 0 },
	{ "NCSI_MACB_TX_PAUSE_QUANTUM", 0x1a1bc, 0 },
	{ "NCSI_MACB_USER_IO", 0x1a1c0, 0 },
		{ "UserProgInput", 16, 16 },
		{ "UserProgOutput", 0, 16 },
	{ "NCSI_MACB_WOL_CFG", 0x1a1c4, 0 },
		{ "MCHashEn", 19, 1 },
		{ "Specific1En", 18, 1 },
		{ "ARPEn", 17, 1 },
		{ "MagicPktEn", 16, 1 },
		{ "ARPIPAddr", 0, 16 },
	{ "NCSI_MACB_REV_STATUS", 0x1a1fc, 0 },
		{ "PartRef", 16, 16 },
		{ "DesRev", 0, 16 },
	{ NULL }
};

struct reg_info t5_mac_regs[] = {
	{ "MAC_PORT_CFG", 0x30800, 0 },
		{ "MAC_Clk_Sel", 29, 3 },
		{ "SinkTx", 27, 1 },
		{ "SinkTxOnLinkDown", 26, 1 },
		{ "LoopNoFwd", 24, 1 },
		{ "Smux_Rx_Loop", 19, 1 },
		{ "Rx_Lane_Swap", 18, 1 },
		{ "Tx_Lane_Swap", 17, 1 },
		{ "Signal_Det", 14, 1 },
		{ "SmuxTxSel", 9, 1 },
		{ "SmuxRxSel", 8, 1 },
		{ "PortSpeed", 4, 2 },
		{ "Rx_Byte_Swap", 3, 1 },
		{ "Tx_Byte_Swap", 2, 1 },
		{ "Port_Sel", 0, 1 },
	{ "MAC_PORT_RESET_CTRL", 0x30804, 0 },
		{ "TWGDSK_HSSC16B", 31, 1 },
		{ "EEE_RESET", 30, 1 },
		{ "PTP_TIMER", 29, 1 },
		{ "MtipRefReset", 28, 1 },
		{ "MtipTxffReset", 27, 1 },
		{ "MtipRxffReset", 26, 1 },
		{ "MtipRegReset", 25, 1 },
		{ "AEC3Reset", 23, 1 },
		{ "AEC2Reset", 22, 1 },
		{ "AEC1Reset", 21, 1 },
		{ "AEC0Reset", 20, 1 },
		{ "AET3Reset", 19, 1 },
		{ "AET2Reset", 18, 1 },
		{ "AET1Reset", 17, 1 },
		{ "AET0Reset", 16, 1 },
		{ "TXIF_Reset", 12, 1 },
		{ "RXIF_Reset", 11, 1 },
		{ "AuxExt_Reset", 10, 1 },
		{ "MtipSd3TxRst", 9, 1 },
		{ "MtipSd2TxRst", 8, 1 },
		{ "MtipSd1TxRst", 7, 1 },
		{ "MtipSd0TxRst", 6, 1 },
		{ "MtipSd3RxRst", 5, 1 },
		{ "MtipSd2RxRst", 4, 1 },
		{ "MtipSd1RxRst", 3, 1 },
		{ "WOL_Reset", 2, 1 },
		{ "MtipSd0RxRst", 1, 1 },
		{ "HSS_Reset", 0, 1 },
	{ "MAC_PORT_LED_CFG", 0x30808, 0 },
		{ "Led1_Cfg", 5, 3 },
		{ "Led1_Polarity_Inv", 4, 1 },
		{ "Led0_Cfg", 1, 3 },
		{ "Led0_Polarity_Inv", 0, 1 },
	{ "MAC_PORT_LED_COUNTHI", 0x3080c, 0 },
	{ "MAC_PORT_LED_COUNTLO", 0x30810, 0 },
	{ "MAC_PORT_CFG3", 0x30814, 0 },
		{ "FPGA_PTP_PORT", 26, 2 },
		{ "FCSDisCtrl", 25, 1 },
		{ "SigDetCtrl", 24, 1 },
		{ "tx_lane", 23, 1 },
		{ "rx_lane", 22, 1 },
		{ "se_clr", 21, 1 },
		{ "an_ena", 17, 4 },
		{ "sd_rx_clk_ena", 13, 4 },
		{ "sd_tx_clk_ena", 9, 4 },
		{ "SGMIISEL", 8, 1 },
		{ "HSSPLLSEL", 4, 4 },
		{ "HSSC16C20SEL", 0, 4 },
	{ "MAC_PORT_CFG2", 0x30818, 0 },
		{ "Rx_Polarity_Inv", 28, 4 },
		{ "Tx_Polarity_Inv", 24, 4 },
		{ "InstanceNum", 22, 2 },
		{ "StopOnPerr", 21, 1 },
		{ "PatEn", 18, 1 },
		{ "MagicEn", 17, 1 },
		{ "T5_AEC_PMA_TX_READY", 4, 4 },
		{ "T5_AEC_PMA_RX_READY", 0, 4 },
	{ "MAC_PORT_PKT_COUNT", 0x3081c, 0 },
		{ "tx_sop_count", 24, 8 },
		{ "tx_eop_count", 16, 8 },
		{ "rx_sop_count", 8, 8 },
		{ "rx_eop_count", 0, 8 },
	{ "MAC_PORT_CFG4", 0x30820, 0 },
		{ "AEC3_RX_WIDTH", 14, 2 },
		{ "AEC2_RX_WIDTH", 12, 2 },
		{ "AEC1_RX_WIDTH", 10, 2 },
		{ "AEC0_RX_WIDTH", 8, 2 },
		{ "AEC3_TX_WIDTH", 6, 2 },
		{ "AEC2_TX_WIDTH", 4, 2 },
		{ "AEC1_TX_WIDTH", 2, 2 },
		{ "AEC0_TX_WIDTH", 0, 2 },
	{ "MAC_PORT_MAGIC_MACID_LO", 0x30824, 0 },
	{ "MAC_PORT_MAGIC_MACID_HI", 0x30828, 0 },
	{ "MAC_PORT_LINK_STATUS", 0x30834, 0 },
		{ "an_done", 6, 1 },
		{ "align_done", 5, 1 },
		{ "block_lock", 4, 1 },
		{ "remflt", 3, 1 },
		{ "locflt", 2, 1 },
		{ "linkup", 1, 1 },
		{ "linkdn", 0, 1 },
	{ "MAC_PORT_EPIO_DATA0", 0x308c0, 0 },
	{ "MAC_PORT_EPIO_DATA1", 0x308c4, 0 },
	{ "MAC_PORT_EPIO_DATA2", 0x308c8, 0 },
	{ "MAC_PORT_EPIO_DATA3", 0x308cc, 0 },
	{ "MAC_PORT_EPIO_OP", 0x308d0, 0 },
		{ "Busy", 31, 1 },
		{ "Write", 8, 1 },
		{ "Address", 0, 8 },
	{ "MAC_PORT_WOL_STATUS", 0x308d4, 0 },
		{ "MagicDetected", 31, 1 },
		{ "PatDetected", 30, 1 },
		{ "ClearMagic", 4, 1 },
		{ "ClearMatch", 3, 1 },
		{ "MatchedFilter", 0, 3 },
	{ "MAC_PORT_INT_EN", 0x308d8, 0 },
		{ "tx_ts_avail", 29, 1 },
		{ "PatDetWake", 26, 1 },
		{ "MagicWake", 25, 1 },
		{ "SigDetChg", 24, 1 },
		{ "AE_Train_Local", 22, 1 },
		{ "HSSPLL_LOCK", 21, 1 },
		{ "HSSPRT_READY", 20, 1 },
		{ "AutoNeg_Done", 19, 1 },
		{ "PCS_Link_Good", 12, 1 },
		{ "PCS_Link_Fail", 11, 1 },
		{ "RxFifoOverFlow", 10, 1 },
		{ "HSSPRBSErr", 9, 1 },
		{ "HSSEyeQual", 8, 1 },
		{ "RemoteFault", 7, 1 },
		{ "LocalFault", 6, 1 },
		{ "MAC_Link_Down", 5, 1 },
		{ "MAC_Link_Up", 4, 1 },
		{ "an_page_rcvd", 2, 1 },
		{ "TxFifo_prty_err", 1, 1 },
		{ "RxFifo_prty_err", 0, 1 },
	{ "MAC_PORT_INT_CAUSE", 0x308dc, 0 },
		{ "tx_ts_avail", 29, 1 },
		{ "PatDetWake", 26, 1 },
		{ "MagicWake", 25, 1 },
		{ "SigDetChg", 24, 1 },
		{ "AE_Train_Local", 22, 1 },
		{ "HSSPLL_LOCK", 21, 1 },
		{ "HSSPRT_READY", 20, 1 },
		{ "AutoNeg_Done", 19, 1 },
		{ "PCS_Link_Good", 12, 1 },
		{ "PCS_Link_Fail", 11, 1 },
		{ "RxFifoOverFlow", 10, 1 },
		{ "HSSPRBSErr", 9, 1 },
		{ "HSSEyeQual", 8, 1 },
		{ "RemoteFault", 7, 1 },
		{ "LocalFault", 6, 1 },
		{ "MAC_Link_Down", 5, 1 },
		{ "MAC_Link_Up", 4, 1 },
		{ "an_page_rcvd", 2, 1 },
		{ "TxFifo_prty_err", 1, 1 },
		{ "RxFifo_prty_err", 0, 1 },
	{ "MAC_PORT_PERR_INT_EN", 0x308e0, 0 },
		{ "Perr_pkt_ram", 24, 1 },
		{ "Perr_mask_ram", 23, 1 },
		{ "Perr_crc_ram", 22, 1 },
		{ "rx_dff_seg0", 21, 1 },
		{ "rx_sff_seg0", 20, 1 },
		{ "rx_dff_mac10", 19, 1 },
		{ "rx_sff_mac10", 18, 1 },
		{ "tx_dff_seg0", 17, 1 },
		{ "tx_sff_seg0", 16, 1 },
		{ "tx_dff_mac10", 15, 1 },
		{ "tx_sff_mac10", 14, 1 },
		{ "rx_stats", 13, 1 },
		{ "tx_stats", 12, 1 },
		{ "Perr3_rx_mix", 11, 1 },
		{ "Perr3_rx_sd", 10, 1 },
		{ "Perr3_tx", 9, 1 },
		{ "Perr2_rx_mix", 8, 1 },
		{ "Perr2_rx_sd", 7, 1 },
		{ "Perr2_tx", 6, 1 },
		{ "Perr1_rx_mix", 5, 1 },
		{ "Perr1_rx_sd", 4, 1 },
		{ "Perr1_tx", 3, 1 },
		{ "Perr0_rx_mix", 2, 1 },
		{ "Perr0_rx_sd", 1, 1 },
		{ "Perr0_tx", 0, 1 },
	{ "MAC_PORT_PERR_INT_CAUSE", 0x308e4, 0 },
		{ "Perr_pkt_ram", 24, 1 },
		{ "Perr_mask_ram", 23, 1 },
		{ "Perr_crc_ram", 22, 1 },
		{ "rx_dff_seg0", 21, 1 },
		{ "rx_sff_seg0", 20, 1 },
		{ "rx_dff_mac10", 19, 1 },
		{ "rx_sff_mac10", 18, 1 },
		{ "tx_dff_seg0", 17, 1 },
		{ "tx_sff_seg0", 16, 1 },
		{ "tx_dff_mac10", 15, 1 },
		{ "tx_sff_mac10", 14, 1 },
		{ "rx_stats", 13, 1 },
		{ "tx_stats", 12, 1 },
		{ "Perr3_rx_mix", 11, 1 },
		{ "Perr3_rx_sd", 10, 1 },
		{ "Perr3_tx", 9, 1 },
		{ "Perr2_rx_mix", 8, 1 },
		{ "Perr2_rx_sd", 7, 1 },
		{ "Perr2_tx", 6, 1 },
		{ "Perr1_rx_mix", 5, 1 },
		{ "Perr1_rx_sd", 4, 1 },
		{ "Perr1_tx", 3, 1 },
		{ "Perr0_rx_mix", 2, 1 },
		{ "Perr0_rx_sd", 1, 1 },
		{ "Perr0_tx", 0, 1 },
	{ "MAC_PORT_PERR_ENABLE", 0x308e8, 0 },
		{ "Perr_pkt_ram", 24, 1 },
		{ "Perr_mask_ram", 23, 1 },
		{ "Perr_crc_ram", 22, 1 },
		{ "rx_dff_seg0", 21, 1 },
		{ "rx_sff_seg0", 20, 1 },
		{ "rx_dff_mac10", 19, 1 },
		{ "rx_sff_mac10", 18, 1 },
		{ "tx_dff_seg0", 17, 1 },
		{ "tx_sff_seg0", 16, 1 },
		{ "tx_dff_mac10", 15, 1 },
		{ "tx_sff_mac10", 14, 1 },
		{ "rx_stats", 13, 1 },
		{ "tx_stats", 12, 1 },
		{ "Perr3_rx_mix", 11, 1 },
		{ "Perr3_rx_sd", 10, 1 },
		{ "Perr3_tx", 9, 1 },
		{ "Perr2_rx_mix", 8, 1 },
		{ "Perr2_rx_sd", 7, 1 },
		{ "Perr2_tx", 6, 1 },
		{ "Perr1_rx_mix", 5, 1 },
		{ "Perr1_rx_sd", 4, 1 },
		{ "Perr1_tx", 3, 1 },
		{ "Perr0_rx_mix", 2, 1 },
		{ "Perr0_rx_sd", 1, 1 },
		{ "Perr0_tx", 0, 1 },
	{ "MAC_PORT_PERR_INJECT", 0x308ec, 0 },
		{ "MemSel", 1, 5 },
		{ "InjectDataErr", 0, 1 },
	{ "MAC_PORT_HSS_CFG0", 0x308f0, 0 },
		{ "TXDTS", 31, 1 },
		{ "TXCTS", 30, 1 },
		{ "TXBTS", 29, 1 },
		{ "TXATS", 28, 1 },
		{ "TXDOBS", 27, 1 },
		{ "TXCOBS", 26, 1 },
		{ "TXBOBS", 25, 1 },
		{ "TXAOBS", 24, 1 },
		{ "HSSREFCLKVALIDA", 20, 1 },
		{ "HSSREFCLKVALIDB", 19, 1 },
		{ "HSSRESYNCA", 18, 1 },
		{ "HSSAVDHI", 17, 1 },
		{ "HSSRESYNCB", 16, 1 },
		{ "HSSRECCALA", 15, 1 },
		{ "HSSRXACMODE", 14, 1 },
		{ "HSSRECCALB", 13, 1 },
		{ "HSSPLLBYPA", 12, 1 },
		{ "HSSPLLBYPB", 11, 1 },
		{ "HSSPDWNPLLA", 10, 1 },
		{ "HSSPDWNPLLB", 9, 1 },
		{ "HSSVCOSELA", 8, 1 },
		{ "HSSVCOSELB", 7, 1 },
		{ "HSSCALCOMP", 6, 1 },
		{ "HSSCALENAB", 5, 1 },
		{ "HSSEXTC16SEL", 4, 1 },
	{ "MAC_PORT_HSS_CFG1", 0x308f4, 0 },
		{ "RXACONFIGSEL", 30, 2 },
		{ "RXAQUIET", 29, 1 },
		{ "RXAREFRESH", 28, 1 },
		{ "RXBCONFIGSEL", 26, 2 },
		{ "RXBQUIET", 25, 1 },
		{ "RXBREFRESH", 24, 1 },
		{ "RXCCONFIGSEL", 22, 2 },
		{ "RXCQUIET", 21, 1 },
		{ "RXCREFRESH", 20, 1 },
		{ "RXDCONFIGSEL", 18, 2 },
		{ "RXDQUIET", 17, 1 },
		{ "RXDREFRESH", 16, 1 },
		{ "TXACONFIGSEL", 14, 2 },
		{ "TXAQUIET", 13, 1 },
		{ "TXAREFRESH", 12, 1 },
		{ "TXBCONFIGSEL", 10, 2 },
		{ "TXBQUIET", 9, 1 },
		{ "TXBREFRESH", 8, 1 },
		{ "TXCCONFIGSEL", 6, 2 },
		{ "TXCQUIET", 5, 1 },
		{ "TXCREFRESH", 4, 1 },
		{ "TXDCONFIGSEL", 2, 2 },
		{ "TXDQUIET", 1, 1 },
		{ "TXDREFRESH", 0, 1 },
	{ "MAC_PORT_HSS_CFG2", 0x308f8, 0 },
		{ "RXAASSTCLK", 31, 1 },
		{ "T5RXAPRBSRST", 30, 1 },
		{ "RXBASSTCLK", 29, 1 },
		{ "T5RXBPRBSRST", 28, 1 },
		{ "RXCASSTCLK", 27, 1 },
		{ "T5RXCPRBSRST", 26, 1 },
		{ "RXDASSTCLK", 25, 1 },
		{ "T5RXDPRBSRST", 24, 1 },
		{ "RXDDATASYNC", 23, 1 },
		{ "RXCDATASYNC", 22, 1 },
		{ "RXBDATASYNC", 21, 1 },
		{ "RXADATASYNC", 20, 1 },
		{ "RXDEARLYIN", 19, 1 },
		{ "RXDLATEIN", 18, 1 },
		{ "RXDPHSLOCK", 17, 1 },
		{ "RXDPHSDNIN", 16, 1 },
		{ "RXDPHSUPIN", 15, 1 },
		{ "RXCEARLYIN", 14, 1 },
		{ "RXCLATEIN", 13, 1 },
		{ "RXCPHSLOCK", 12, 1 },
		{ "RXCPHSDNIN", 11, 1 },
		{ "RXCPHSUPIN", 10, 1 },
		{ "RXBEARLYIN", 9, 1 },
		{ "RXBLATEIN", 8, 1 },
		{ "RXBPHSLOCK", 7, 1 },
		{ "RXBPHSDNIN", 6, 1 },
		{ "RXBPHSUPIN", 5, 1 },
		{ "RXAEARLYIN", 4, 1 },
		{ "RXALATEIN", 3, 1 },
		{ "RXAPHSLOCK", 2, 1 },
		{ "RXAPHSDNIN", 1, 1 },
		{ "RXAPHSUPIN", 0, 1 },
	{ "MAC_PORT_HSS_CFG3", 0x308fc, 0 },
		{ "HSSCALSSTN", 25, 3 },
		{ "HSSCALSSTP", 22, 3 },
		{ "HSSVBOOSTDIVB", 19, 3 },
		{ "HSSVBOOSTDIVA", 16, 3 },
		{ "HSSPLLCONFIGB", 8, 8 },
		{ "HSSPLLCONFIGA", 0, 8 },
	{ "MAC_PORT_HSS_CFG4", 0x30900, 0 },
		{ "HSSDIVSELA", 9, 9 },
		{ "HSSDIVSELB", 0, 9 },
	{ "MAC_PORT_HSS_STATUS", 0x30904, 0 },
		{ "RXDPRBSSYNC", 15, 1 },
		{ "RXCPRBSSYNC", 14, 1 },
		{ "RXBPRBSSYNC", 13, 1 },
		{ "RXAPRBSSYNC", 12, 1 },
		{ "RXDPRBSERR", 11, 1 },
		{ "RXCPRBSERR", 10, 1 },
		{ "RXBPRBSERR", 9, 1 },
		{ "RXAPRBSERR", 8, 1 },
		{ "RXDSIGDET", 7, 1 },
		{ "RXCSIGDET", 6, 1 },
		{ "RXBSIGDET", 5, 1 },
		{ "RXASIGDET", 4, 1 },
		{ "HSSPLLLOCKB", 3, 1 },
		{ "HSSPLLLOCKA", 2, 1 },
		{ "HSSPRTREADYB", 1, 1 },
		{ "HSSPRTREADYA", 0, 1 },
	{ "MAC_PORT_HSS_EEE_STATUS", 0x30908, 0 },
		{ "RXAQUIET_STATUS", 15, 1 },
		{ "RXAREFRESH_STATUS", 14, 1 },
		{ "RXBQUIET_STATUS", 13, 1 },
		{ "RXBREFRESH_STATUS", 12, 1 },
		{ "RXCQUIET_STATUS", 11, 1 },
		{ "RXCREFRESH_STATUS", 10, 1 },
		{ "RXDQUIET_STATUS", 9, 1 },
		{ "RXDREFRESH_STATUS", 8, 1 },
		{ "TXAQUIET_STATUS", 7, 1 },
		{ "TXAREFRESH_STATUS", 6, 1 },
		{ "TXBQUIET_STATUS", 5, 1 },
		{ "TXBREFRESH_STATUS", 4, 1 },
		{ "TXCQUIET_STATUS", 3, 1 },
		{ "TXCREFRESH_STATUS", 2, 1 },
		{ "TXDQUIET_STATUS", 1, 1 },
		{ "TXDREFRESH_STATUS", 0, 1 },
	{ "MAC_PORT_HSS_SIGDET_STATUS", 0x3090c, 0 },
	{ "MAC_PORT_HSS_PL_CTL", 0x30910, 0 },
		{ "TOV", 16, 8 },
		{ "TSU", 8, 8 },
		{ "IPW", 0, 8 },
	{ "MAC_PORT_RUNT_FRAME", 0x30914, 0 },
		{ "runtclear", 16, 1 },
		{ "runt", 0, 16 },
	{ "MAC_PORT_EEE_STATUS", 0x30918, 0 },
		{ "eee_tx_10g_state", 10, 2 },
		{ "eee_rx_10g_state", 8, 2 },
		{ "eee_tx_1g_state", 6, 2 },
		{ "eee_rx_1g_state", 4, 2 },
		{ "pma_rx_refresh", 3, 1 },
		{ "pma_rx_quiet", 2, 1 },
		{ "pma_tx_refresh", 1, 1 },
		{ "pma_tx_quiet", 0, 1 },
	{ "MAC_PORT_CGEN", 0x3091c, 0 },
		{ "CGEN", 8, 1 },
		{ "sd7_CGEN", 7, 1 },
		{ "sd6_CGEN", 6, 1 },
		{ "sd5_CGEN", 5, 1 },
		{ "sd4_CGEN", 4, 1 },
		{ "sd3_CGEN", 3, 1 },
		{ "sd2_CGEN", 2, 1 },
		{ "sd1_CGEN", 1, 1 },
		{ "sd0_CGEN", 0, 1 },
	{ "MAC_PORT_CGEN_MTIP", 0x30920, 0 },
		{ "MACSEG5_CGEN", 11, 1 },
		{ "PCSSEG5_CGEN", 10, 1 },
		{ "MACSEG4_CGEN", 9, 1 },
		{ "PCSSEG4_CGEN", 8, 1 },
		{ "MACSEG3_CGEN", 7, 1 },
		{ "PCSSEG3_CGEN", 6, 1 },
		{ "MACSEG2_CGEN", 5, 1 },
		{ "PCSSEG2_CGEN", 4, 1 },
		{ "MACSEG1_CGEN", 3, 1 },
		{ "PCSSEG1_CGEN", 2, 1 },
		{ "MACSEG0_CGEN", 1, 1 },
		{ "PCSSEG0_CGEN", 0, 1 },
	{ "MAC_PORT_TX_TS_ID", 0x30924, 0 },
	{ "MAC_PORT_TX_TS_VAL_LO", 0x30928, 0 },
	{ "MAC_PORT_TX_TS_VAL_HI", 0x3092c, 0 },
	{ "MAC_PORT_EEE_CTL", 0x30930, 0 },
		{ "EEE_CTRL", 2, 30 },
		{ "TICK_START", 1, 1 },
		{ "En", 0, 1 },
	{ "MAC_PORT_EEE_TX_CTL", 0x30934, 0 },
		{ "WAKE_TIMER", 16, 16 },
		{ "HSS_TIMER", 5, 4 },
		{ "HSS_CTL", 4, 1 },
		{ "LPI_ACTIVE", 3, 1 },
		{ "LPI_TXHOLD", 2, 1 },
		{ "LPI_REQ", 1, 1 },
		{ "EEE_TX_RESET", 0, 1 },
	{ "MAC_PORT_EEE_RX_CTL", 0x30938, 0 },
		{ "WAKE_TIMER", 16, 16 },
		{ "HSS_TIMER", 5, 4 },
		{ "HSS_CTL", 4, 1 },
		{ "LPI_IND", 1, 1 },
		{ "EEE_RX_RESET", 0, 1 },
	{ "MAC_PORT_EEE_TX_10G_SLEEP_TIMER", 0x3093c, 0 },
	{ "MAC_PORT_EEE_TX_10G_QUIET_TIMER", 0x30940, 0 },
	{ "MAC_PORT_EEE_TX_10G_WAKE_TIMER", 0x30944, 0 },
	{ "MAC_PORT_EEE_TX_1G_SLEEP_TIMER", 0x30948, 0 },
	{ "MAC_PORT_EEE_TX_1G_QUIET_TIMER", 0x3094c, 0 },
	{ "MAC_PORT_EEE_TX_1G_REFRESH_TIMER", 0x30950, 0 },
	{ "MAC_PORT_EEE_RX_10G_QUIET_TIMER", 0x30954, 0 },
	{ "MAC_PORT_EEE_RX_10G_WAKE_TIMER", 0x30958, 0 },
	{ "MAC_PORT_EEE_RX_10G_WF_TIMER", 0x3095c, 0 },
	{ "MAC_PORT_EEE_RX_1G_QUIET_TIMER", 0x30960, 0 },
	{ "MAC_PORT_EEE_RX_1G_WAKE_TIMER", 0x30964, 0 },
	{ "MAC_PORT_EEE_WF_COUNT", 0x30968, 0 },
		{ "wake_cnt_clr", 16, 1 },
		{ "wake_cnt", 0, 16 },
	{ "MAC_PORT_PTP_TIMER_RD0_LO", 0x3096c, 0 },
	{ "MAC_PORT_PTP_TIMER_RD0_HI", 0x30970, 0 },
	{ "MAC_PORT_PTP_TIMER_RD1_LO", 0x30974, 0 },
	{ "MAC_PORT_PTP_TIMER_RD1_HI", 0x30978, 0 },
	{ "MAC_PORT_PTP_TIMER_WR_LO", 0x3097c, 0 },
	{ "MAC_PORT_PTP_TIMER_WR_HI", 0x30980, 0 },
	{ "MAC_PORT_PTP_TIMER_OFFSET_0", 0x30984, 0 },
	{ "MAC_PORT_PTP_TIMER_OFFSET_1", 0x30988, 0 },
	{ "MAC_PORT_PTP_TIMER_OFFSET_2", 0x3098c, 0 },
	{ "MAC_PORT_PTP_SUM_LO", 0x30990, 0 },
	{ "MAC_PORT_PTP_SUM_HI", 0x30994, 0 },
	{ "MAC_PORT_PTP_TIMER_INCR0", 0x30998, 0 },
		{ "Y", 16, 16 },
		{ "X", 0, 16 },
	{ "MAC_PORT_PTP_TIMER_INCR1", 0x3099c, 0 },
		{ "Y_TICK", 16, 16 },
		{ "X_TICK", 0, 16 },
	{ "MAC_PORT_PTP_DRIFT_ADJUST_COUNT", 0x309a0, 0 },
	{ "MAC_PORT_PTP_OFFSET_ADJUST_FINE", 0x309a4, 0 },
		{ "B", 16, 16 },
		{ "A", 0, 16 },
	{ "MAC_PORT_PTP_OFFSET_ADJUST_TOTAL", 0x309a8, 0 },
	{ "MAC_PORT_PTP_CFG", 0x309ac, 0 },
		{ "FRZ", 18, 1 },
		{ "OFFSER_ADJUST_SIGN", 17, 1 },
		{ "ADD_OFFSET", 16, 1 },
		{ "CYCLE1", 8, 8 },
		{ "Q", 0, 8 },
	{ "MAC_PORT_MTIP_REVISION", 0x30a00, 0 },
		{ "CUSTREV", 16, 16 },
		{ "VER", 8, 8 },
		{ "REV", 0, 8 },
	{ "MAC_PORT_MTIP_SCRATCH", 0x30a04, 0 },
	{ "MAC_PORT_MTIP_COMMAND_CONFIG", 0x30a08, 0 },
		{ "TX_FLUSH", 22, 1 },
		{ "RX_SFD_ANY", 21, 1 },
		{ "PAUSE_PFC_COMP", 20, 1 },
		{ "PFC_MODE", 19, 1 },
		{ "RS_COL_CNT_EXT", 18, 1 },
		{ "NO_LGTH_CHECK", 17, 1 },
		{ "SEND_IDLE", 16, 1 },
		{ "PHY_TXENA", 15, 1 },
		{ "RX_ERR_DISC", 14, 1 },
		{ "CMD_FRAME_ENA", 13, 1 },
		{ "SW_RESET", 12, 1 },
		{ "TX_PAD_EN", 11, 1 },
		{ "LOOPBACK_EN", 10, 1 },
		{ "TX_ADDR_INS", 9, 1 },
		{ "PAUSE_IGNORE", 8, 1 },
		{ "PAUSE_FWD", 7, 1 },
		{ "CRC_FWD", 6, 1 },
		{ "PAD_EN", 5, 1 },
		{ "PROMIS_EN", 4, 1 },
		{ "WAN_MODE", 3, 1 },
		{ "RX_ENA", 1, 1 },
		{ "TX_ENA", 0, 1 },
	{ "MAC_PORT_MTIP_MAC_ADDR_0", 0x30a0c, 0 },
	{ "MAC_PORT_MTIP_MAC_ADDR_1", 0x30a10, 0 },
	{ "MAC_PORT_MTIP_FRM_LENGTH", 0x30a14, 0 },
	{ "MAC_PORT_MTIP_RX_FIFO_SECTIONS", 0x30a1c, 0 },
		{ "AVAIL", 16, 16 },
		{ "EMPTY", 0, 16 },
	{ "MAC_PORT_MTIP_TX_FIFO_SECTIONS", 0x30a20, 0 },
		{ "AVAIL", 16, 16 },
		{ "EMPTY", 0, 16 },
	{ "MAC_PORT_MTIP_RX_FIFO_ALMOST_F_E", 0x30a24, 0 },
		{ "AlmstFull", 16, 16 },
		{ "AlmstEmpty", 0, 16 },
	{ "MAC_PORT_MTIP_TX_FIFO_ALMOST_F_E", 0x30a28, 0 },
		{ "AlmstFull", 16, 16 },
		{ "AlmstEmpty", 0, 16 },
	{ "MAC_PORT_MTIP_HASHTABLE_LOAD", 0x30a2c, 0 },
		{ "ENABLE", 8, 1 },
		{ "ADDR", 0, 6 },
	{ "MAC_PORT_MTIP_MAC_STATUS", 0x30a40, 0 },
		{ "TS_AVAIL", 3, 1 },
		{ "PHY_LOS", 2, 1 },
		{ "RX_REM_FAULT", 1, 1 },
		{ "RX_LOC_FAULT", 0, 1 },
	{ "MAC_PORT_MTIP_TX_IPG_LENGTH", 0x30a44, 0 },
	{ "MAC_PORT_MTIP_MAC_CREDIT_TRIGGER", 0x30a48, 0 },
	{ "MAC_PORT_MTIP_INIT_CREDIT", 0x30a4c, 0 },
	{ "MAC_PORT_MTIP_CURRENT_CREDIT", 0x30a50, 0 },
	{ "MAC_PORT_RX_PAUSE_STATUS", 0x30a74, 0 },
	{ "MAC_PORT_MTIP_TS_TIMESTAMP", 0x30a7c, 0 },
	{ "MAC_PORT_AFRAMESTRANSMITTEDOK", 0x30a80, 0 },
	{ "MAC_PORT_AFRAMESTRANSMITTEDOKHI", 0x30a84, 0 },
	{ "MAC_PORT_AFRAMESRECEIVEDOK", 0x30a88, 0 },
	{ "MAC_PORT_AFRAMESRECEIVEDOKHI", 0x30a8c, 0 },
	{ "MAC_PORT_AFRAMECHECKSEQUENCEERRORS", 0x30a90, 0 },
	{ "MAC_PORT_AFRAMECHECKSEQUENCEERRORSHI", 0x30a94, 0 },
	{ "MAC_PORT_AALIGNMENTERRORS", 0x30a98, 0 },
	{ "MAC_PORT_AALIGNMENTERRORSHI", 0x30a9c, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESTRANSMITTED", 0x30aa0, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESTRANSMITTEDHI", 0x30aa4, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESRECEIVED", 0x30aa8, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESRECEIVEDHI", 0x30aac, 0 },
	{ "MAC_PORT_AFRAMETOOLONGERRORS", 0x30ab0, 0 },
	{ "MAC_PORT_AFRAMETOOLONGERRORSHI", 0x30ab4, 0 },
	{ "MAC_PORT_AINRANGELENGTHERRORS", 0x30ab8, 0 },
	{ "MAC_PORT_AINRANGELENGTHERRORSHI", 0x30abc, 0 },
	{ "MAC_PORT_VLANTRANSMITTEDOK", 0x30ac0, 0 },
	{ "MAC_PORT_VLANTRANSMITTEDOKHI", 0x30ac4, 0 },
	{ "MAC_PORT_VLANRECEIVEDOK", 0x30ac8, 0 },
	{ "MAC_PORT_VLANRECEIVEDOKHI", 0x30acc, 0 },
	{ "MAC_PORT_AOCTETSTRANSMITTEDOK", 0x30ad0, 0 },
	{ "MAC_PORT_AOCTETSTRANSMITTEDOKHI", 0x30ad4, 0 },
	{ "MAC_PORT_AOCTETSRECEIVEDOK", 0x30ad8, 0 },
	{ "MAC_PORT_AOCTETSRECEIVEDOKHI", 0x30adc, 0 },
	{ "MAC_PORT_IFINUCASTPKTS", 0x30ae0, 0 },
	{ "MAC_PORT_IFINUCASTPKTSHI", 0x30ae4, 0 },
	{ "MAC_PORT_IFINMULTICASTPKTS", 0x30ae8, 0 },
	{ "MAC_PORT_IFINMULTICASTPKTSHI", 0x30aec, 0 },
	{ "MAC_PORT_IFINBROADCASTPKTS", 0x30af0, 0 },
	{ "MAC_PORT_IFINBROADCASTPKTSHI", 0x30af4, 0 },
	{ "MAC_PORT_IFOUTERRORS", 0x30af8, 0 },
	{ "MAC_PORT_IFOUTERRORSHI", 0x30afc, 0 },
	{ "MAC_PORT_IFOUTUCASTPKTS", 0x30b08, 0 },
	{ "MAC_PORT_IFOUTUCASTPKTSHI", 0x30b0c, 0 },
	{ "MAC_PORT_IFOUTMULTICASTPKTS", 0x30b10, 0 },
	{ "MAC_PORT_IFOUTMULTICASTPKTSHI", 0x30b14, 0 },
	{ "MAC_PORT_IFOUTBROADCASTPKTS", 0x30b18, 0 },
	{ "MAC_PORT_IFOUTBROADCASTPKTSHI", 0x30b1c, 0 },
	{ "MAC_PORT_ETHERSTATSDROPEVENTS", 0x30b20, 0 },
	{ "MAC_PORT_ETHERSTATSDROPEVENTSHI", 0x30b24, 0 },
	{ "MAC_PORT_ETHERSTATSOCTETS", 0x30b28, 0 },
	{ "MAC_PORT_ETHERSTATSOCTETSHI", 0x30b2c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS", 0x30b30, 0 },
	{ "MAC_PORT_ETHERSTATSPKTSHI", 0x30b34, 0 },
	{ "MAC_PORT_ETHERSTATSUNDERSIZEPKTS", 0x30b38, 0 },
	{ "MAC_PORT_ETHERSTATSUNDERSIZEPKTSHI", 0x30b3c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS64OCTETS", 0x30b40, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS64OCTETSHI", 0x30b44, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS65TO127OCTETS", 0x30b48, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS65TO127OCTETSHI", 0x30b4c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS128TO255OCTETS", 0x30b50, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS128TO255OCTETSHI", 0x30b54, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS256TO511OCTETS", 0x30b58, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS256TO511OCTETSHI", 0x30b5c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS512TO1023OCTETS", 0x30b60, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS512TO1023OCTETSHI", 0x30b64, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1024TO1518OCTETS", 0x30b68, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1024TO1518OCTETSHI", 0x30b6c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1519TOMAXOCTETS", 0x30b70, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1519TOMAXOCTETSHI", 0x30b74, 0 },
	{ "MAC_PORT_ETHERSTATSOVERSIZEPKTS", 0x30b78, 0 },
	{ "MAC_PORT_ETHERSTATSOVERSIZEPKTSHI", 0x30b7c, 0 },
	{ "MAC_PORT_ETHERSTATSJABBERS", 0x30b80, 0 },
	{ "MAC_PORT_ETHERSTATSJABBERSHI", 0x30b84, 0 },
	{ "MAC_PORT_ETHERSTATSFRAGMENTS", 0x30b88, 0 },
	{ "MAC_PORT_ETHERSTATSFRAGMENTSHI", 0x30b8c, 0 },
	{ "MAC_PORT_IFINERRORS", 0x30b90, 0 },
	{ "MAC_PORT_IFINERRORSHI", 0x30b94, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_0", 0x30b98, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_0HI", 0x30b9c, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_1", 0x30ba0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_1HI", 0x30ba4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_2", 0x30ba8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_2HI", 0x30bac, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_3", 0x30bb0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_3HI", 0x30bb4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_4", 0x30bb8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_4HI", 0x30bbc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_5", 0x30bc0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_5HI", 0x30bc4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_6", 0x30bc8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_6HI", 0x30bcc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_7", 0x30bd0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_7HI", 0x30bd4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_0", 0x30bd8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_0HI", 0x30bdc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_1", 0x30be0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_1HI", 0x30be4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_2", 0x30be8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_2HI", 0x30bec, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_3", 0x30bf0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_3HI", 0x30bf4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_4", 0x30bf8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_4HI", 0x30bfc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_5", 0x30c00, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_5HI", 0x30c04, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_6", 0x30c08, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_6HI", 0x30c0c, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_7", 0x30c10, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_7HI", 0x30c14, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESTRANSMITTED", 0x30c18, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESTRANSMITTEDHI", 0x30c1c, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESRECEIVED", 0x30c20, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESRECEIVEDHI", 0x30c24, 0 },
	{ "MAC_PORT_MTIP_SGMII_CONTROL", 0x30d00, 0 },
		{ "Reset", 15, 1 },
		{ "Loopback", 14, 1 },
		{ "sppedsel1", 13, 1 },
		{ "AN_EN", 12, 1 },
		{ "PWRDWN", 11, 1 },
		{ "Isolate", 10, 1 },
		{ "AN_RESTART", 9, 1 },
		{ "DPLX", 8, 1 },
		{ "CollisionTest", 7, 1 },
		{ "SpeedSel0", 6, 1 },
	{ "MAC_PORT_MTIP_SGMII_STATUS", 0x30d04, 0 },
		{ "100BaseT4", 15, 1 },
		{ "100BaseXFullDplx", 14, 1 },
		{ "100BaseXHalfDplx", 13, 1 },
		{ "10MbpsFullDplx", 12, 1 },
		{ "10MbpsHalfDplx", 11, 1 },
		{ "100BaseT2FullDplx", 10, 1 },
		{ "100BaseT2HalfDplx", 9, 1 },
		{ "ExtdStatus", 8, 1 },
		{ "AN_Complete", 5, 1 },
		{ "SGMII_REM_FAULT", 4, 1 },
		{ "AN_Ability", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "JabberDetect", 1, 1 },
		{ "ExtdCapability", 0, 1 },
	{ "MAC_PORT_MTIP_SGMII_PHY_IDENTIFIER_0", 0x30d08, 0 },
	{ "MAC_PORT_MTIP_SGMII_PHY_IDENTIFIER_1", 0x30d0c, 0 },
	{ "MAC_PORT_MTIP_SGMII_DEV_ABILITY", 0x30d10, 0 },
		{ "NP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "RF2", 13, 1 },
		{ "RF1", 12, 1 },
		{ "PS2", 8, 1 },
		{ "PS1", 7, 1 },
		{ "HD", 6, 1 },
		{ "FD", 5, 1 },
	{ "MAC_PORT_MTIP_SGMII_PARTNER_ABILITY", 0x30d14, 0 },
		{ "CuLinkStatus", 15, 1 },
		{ "ACK", 14, 1 },
		{ "CuDplxStatus", 12, 1 },
		{ "CuSpeed", 10, 2 },
	{ "MAC_PORT_MTIP_SGMII_AN_EXPANSION", 0x30d18, 0 },
		{ "PgRcvd", 1, 1 },
		{ "RealTimePgRcvd", 0, 1 },
	{ "MAC_PORT_MTIP_SGMII_DEVICE_NP", 0x30d1c, 0 },
	{ "MAC_PORT_MTIP_SGMII_PARTNER_NP", 0x30d20, 0 },
	{ "MAC_PORT_MTIP_SGMII_EXTENDED_STATUS", 0x30d3c, 0 },
	{ "MAC_PORT_MTIP_SGMII_LINK_TIMER_LO", 0x30d48, 0 },
	{ "MAC_PORT_MTIP_SGMII_LINK_TIMER_HI", 0x30d4c, 0 },
	{ "MAC_PORT_MTIP_SGMII_IF_MODE", 0x30d50, 0 },
		{ "SGMII_PCS_ENABLE", 5, 1 },
		{ "SGMII_HDUPLEX", 4, 1 },
		{ "SGMII_SPEED", 2, 2 },
		{ "USE_SGMII_AN", 1, 1 },
		{ "SGMII_ENA", 0, 1 },
	{ "MAC_PORT_MTIP_ACT_CTL_SEG", 0x31200, 0 },
	{ "MAC_PORT_MTIP_MODE_CTL_SEG", 0x31204, 0 },
	{ "MAC_PORT_MTIP_TXCLK_CTL_SEG", 0x31208, 0 },
	{ "MAC_PORT_MTIP_TX_PRMBL_CTL_SEG", 0x3120c, 0 },
	{ "MAC_PORT_MTIP_WAN_RS_COL_CNT", 0x31220, 0 },
	{ "MAC_PORT_MTIP_VL_INTVL", 0x31240, 0 },
		{ "VL_INTVL", 1, 1 },
	{ "MAC_PORT_MTIP_MDIO_CFG_STATUS", 0x31600, 0 },
		{ "CLK_DIV", 7, 9 },
		{ "CL45_EN", 6, 1 },
		{ "disable_preamble", 5, 1 },
		{ "mdio_hold_time", 2, 3 },
		{ "mdio_read_err", 1, 1 },
		{ "mdio_busy", 0, 1 },
	{ "MAC_PORT_MTIP_MDIO_COMMAND", 0x31604, 0 },
		{ "read", 15, 1 },
		{ "read_incr", 14, 1 },
		{ "port_addr", 5, 5 },
		{ "dev_addr", 0, 5 },
	{ "MAC_PORT_MTIP_MDIO_DATA", 0x31608, 0 },
		{ "readbusy", 31, 1 },
		{ "data_word", 0, 16 },
	{ "MAC_PORT_MTIP_MDIO_REGADDR", 0x3160c, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_0", 0x31a00, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_1", 0x31a04, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_2", 0x31a08, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_3", 0x31a0c, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_4", 0x31a10, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_5", 0x31a14, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_6", 0x31a18, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_7", 0x31a1c, 0 },
	{ "MAC_PORT_MTIP_PCS_CTL", 0x31e00, 0 },
		{ "RESET", 15, 1 },
		{ "LPBK", 14, 1 },
		{ "SPEED_SEL1", 13, 1 },
		{ "LP_MODE", 11, 1 },
		{ "SPEED_SEL0", 6, 1 },
		{ "SPEED", 2, 4 },
	{ "MAC_PORT_MTIP_PCS_STATUS1", 0x31e04, 0 },
		{ "FaultDet", 7, 1 },
		{ "rx_link_status", 2, 1 },
		{ "LoPwrAbl", 1, 1 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_ID0", 0x31e08, 0 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_ID1", 0x31e0c, 0 },
	{ "MAC_PORT_MTIP_PCS_SPEED_ABILITY", 0x31e10, 0 },
		{ "100G", 8, 1 },
		{ "40G", 7, 1 },
		{ "10BASE_TL", 1, 1 },
		{ "10G", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_PKG1", 0x31e14, 0 },
		{ "TC", 6, 1 },
		{ "DTEXS", 5, 1 },
		{ "PHYXS", 4, 1 },
		{ "PCS", 3, 1 },
		{ "WIS", 2, 1 },
		{ "PMD_PMA", 1, 1 },
		{ "CL22", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_PKG2", 0x31e18, 0 },
		{ "VendDev2", 15, 1 },
		{ "VendDev1", 14, 1 },
		{ "CL22EXT", 13, 1 },
	{ "MAC_PORT_MTIP_PCS_CTL2", 0x31e1c, 0 },
	{ "MAC_PORT_MTIP_PCS_STATUS2", 0x31e20, 0 },
		{ "Device", 15, 1 },
		{ "TxFault", 7, 1 },
		{ "RxFault", 6, 1 },
		{ "100BASE_R", 5, 1 },
		{ "40GBASE_R", 4, 1 },
		{ "10GBASE_T", 3, 1 },
		{ "10GBASE_W", 2, 1 },
		{ "10GBASE_X", 1, 1 },
		{ "10GBASE_R", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_PKG_ID0", 0x31e38, 0 },
	{ "MAC_PORT_MTIP_PCS_PKG_ID1", 0x31e3c, 0 },
	{ "MAC_PORT_MTIP_PCS_BASER_STATUS1", 0x31e80, 0 },
		{ "RxLinkStatus", 12, 1 },
		{ "RESEREVED", 4, 8 },
		{ "10GPRBS9", 3, 1 },
		{ "10GPRBS31", 2, 1 },
		{ "HiBER", 1, 1 },
		{ "blocklock", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_BASER_STATUS2", 0x31e84, 0 },
		{ "blocklockLL", 15, 1 },
		{ "HiBERLH", 14, 1 },
		{ "HiBERCount", 8, 6 },
		{ "ErrBlkCnt", 0, 8 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A", 0x31e88, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A1", 0x31e8c, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A2", 0x31e90, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A3", 0x31e94, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B", 0x31e98, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B1", 0x31e9c, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B2", 0x31ea0, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B3", 0x31ea4, 0 },
	{ "MAC_PORT_MTIP_BASER_TEST_CTRL", 0x31ea8, 0 },
		{ "TXPRBS9", 6, 1 },
		{ "RXPRBS31", 5, 1 },
		{ "TXPRBS31", 4, 1 },
		{ "TxTestPatEn", 3, 1 },
		{ "RxTestPatEn", 2, 1 },
		{ "TestPatSel", 1, 1 },
		{ "DataPatSel", 0, 1 },
	{ "MAC_PORT_MTIP_BASER_TEST_ERR_CNT", 0x31eac, 0 },
	{ "MAC_PORT_MTIP_BER_HIGH_ORDER_CNT", 0x31eb0, 0 },
	{ "MAC_PORT_MTIP_BLK_HIGH_ORDER_CNT", 0x31eb4, 0 },
		{ "HiCountPrsnt", 15, 1 },
		{ "BLOCK_CNT_HI", 0, 14 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS1", 0x31ec8, 0 },
		{ "alignstatus", 12, 1 },
		{ "Lane7", 7, 1 },
		{ "Lane6", 6, 1 },
		{ "Lane5", 5, 1 },
		{ "Lane4", 4, 1 },
		{ "Lane3", 3, 1 },
		{ "Lane2", 2, 1 },
		{ "Lane1", 1, 1 },
		{ "Lane0", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS2", 0x31ecc, 0 },
		{ "Lane19", 11, 1 },
		{ "Lane18", 10, 1 },
		{ "Lane17", 9, 1 },
		{ "Lane16", 8, 1 },
		{ "Lane15", 7, 1 },
		{ "Lane14", 6, 1 },
		{ "Lane13", 5, 1 },
		{ "Lane12", 4, 1 },
		{ "Lane11", 3, 1 },
		{ "Lane10", 2, 1 },
		{ "Lane9", 1, 1 },
		{ "Lane8", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS3", 0x31ed0, 0 },
		{ "AMLOCK7", 7, 1 },
		{ "AMLOCK6", 6, 1 },
		{ "AMLOCK5", 5, 1 },
		{ "AMLOCK4", 4, 1 },
		{ "AMLOCK3", 3, 1 },
		{ "AMLOCK2", 2, 1 },
		{ "AMLOCK1", 1, 1 },
		{ "AMLOCK0", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS4", 0x31ed4, 0 },
		{ "AMLOCK19", 11, 1 },
		{ "AMLOCK18", 10, 1 },
		{ "AMLOCK17", 9, 1 },
		{ "AMLOCK16", 8, 1 },
		{ "AMLOCK15", 7, 1 },
		{ "AMLOCK14", 6, 1 },
		{ "AMLOCK13", 5, 1 },
		{ "AMLOCK12", 4, 1 },
		{ "AMLOCK11", 3, 1 },
		{ "AMLOCK10", 2, 1 },
		{ "AMLOCK9", 1, 1 },
		{ "AMLOCK8", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_0", 0x31f68, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_1", 0x31f6c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_2", 0x31f70, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_3", 0x31f74, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_4", 0x31f78, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_5", 0x31f7c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_6", 0x31f80, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_7", 0x31f84, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_8", 0x31f88, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_9", 0x31f8c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_10", 0x31f90, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_11", 0x31f94, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_12", 0x31f98, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_13", 0x31f9c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_14", 0x31fa0, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_15", 0x31fa4, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_16", 0x31fa8, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_17", 0x31fac, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_18", 0x31fb0, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_19", 0x31fb4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_0", 0x31fb8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_1", 0x31fbc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_2", 0x31fc0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_3", 0x31fc4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_4", 0x31fc8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_5", 0x31fcc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_6", 0x31fd0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_7", 0x31fd4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_8", 0x31fd8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_9", 0x31fdc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_10", 0x31fe0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_11", 0x31fe4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_12", 0x31fe8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_13", 0x31fec, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_14", 0x31ff0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_15", 0x31ff4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_16", 0x31ff8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_17", 0x31ffc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_18", 0x32000, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_19", 0x32004, 0 },
	{ "MAC_PORT_BEAN_CTL", 0x32200, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS", 0x32204, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0", 0x32208, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1", 0x3220c, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2", 0x32210, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0", 0x32214, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1", 0x32218, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2", 0x3221c, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT", 0x32220, 0 },
	{ "MAC_PORT_BEAN_XNP_0", 0x32224, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1", 0x32228, 0 },
	{ "MAC_PORT_BEAN_XNP_2", 0x3222c, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0", 0x32230, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1", 0x32234, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2", 0x32238, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS", 0x3223c, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_BEAN_CTL_LANE1", 0x32240, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS_LANE1", 0x32244, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0_LANE1", 0x32248, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1_LANE1", 0x3224c, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2_LANE1", 0x32250, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0_LANE1", 0x32254, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1_LANE1", 0x32258, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2_LANE1", 0x3225c, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT_LANE1", 0x32260, 0 },
	{ "MAC_PORT_BEAN_XNP_0_LANE1", 0x32264, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1_LANE1", 0x32268, 0 },
	{ "MAC_PORT_BEAN_XNP_2_LANE1", 0x3226c, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0_LANE1", 0x32270, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1_LANE1", 0x32274, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2_LANE1", 0x32278, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS_LANE1", 0x3227c, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_BEAN_CTL_LANE2", 0x32280, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS_LANE2", 0x32284, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0_LANE2", 0x32288, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1_LANE2", 0x3228c, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2_LANE2", 0x32290, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0_LANE2", 0x32294, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1_LANE2", 0x32298, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2_LANE2", 0x3229c, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT_LANE2", 0x322a0, 0 },
	{ "MAC_PORT_BEAN_XNP_0_LANE2", 0x322a4, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1_LANE2", 0x322a8, 0 },
	{ "MAC_PORT_BEAN_XNP_2_LANE2", 0x322ac, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0_LANE2", 0x322b0, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1_LANE2", 0x322b4, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2_LANE2", 0x322b8, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS_LANE2", 0x322bc, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_BEAN_CTL_LANE3", 0x322c0, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS_LANE3", 0x322c4, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0_LANE3", 0x322c8, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1_LANE3", 0x322cc, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2_LANE3", 0x322d0, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0_LANE3", 0x322d4, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1_LANE3", 0x322d8, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2_LANE3", 0x322dc, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT_LANE3", 0x322e0, 0 },
	{ "MAC_PORT_BEAN_XNP_0_LANE3", 0x322e4, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1_LANE3", 0x322e8, 0 },
	{ "MAC_PORT_BEAN_XNP_2_LANE3", 0x322ec, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0_LANE3", 0x322f0, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1_LANE3", 0x322f4, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2_LANE3", 0x322f8, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS_LANE3", 0x322fc, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_FEC_KR_CONTROL", 0x32600, 0 },
		{ "enable_tr", 1, 1 },
		{ "restart_tr", 0, 1 },
	{ "MAC_PORT_FEC_KR_STATUS", 0x32604, 0 },
		{ "fecKRsigdet", 15, 1 },
		{ "train_fail", 3, 1 },
		{ "startup_status", 2, 1 },
		{ "frame_lock", 1, 1 },
		{ "rx_status", 0, 1 },
	{ "MAC_PORT_FEC_KR_LP_COEFF", 0x32608, 0 },
		{ "Preset", 13, 1 },
		{ "Initialize", 12, 1 },
		{ "CP1_UPD", 4, 2 },
		{ "C0_UPD", 2, 2 },
		{ "CN1_UPD", 0, 2 },
	{ "MAC_PORT_FEC_KR_LP_STAT", 0x3260c, 0 },
		{ "rx_ready", 15, 1 },
		{ "CP1_STAT", 4, 2 },
		{ "C0_STAT", 2, 2 },
		{ "CN1_STAT", 0, 2 },
	{ "MAC_PORT_FEC_KR_LD_COEFF", 0x32610, 0 },
		{ "Preset", 13, 1 },
		{ "Initialize", 12, 1 },
		{ "CP1_UPD", 4, 2 },
		{ "C0_UPD", 2, 2 },
		{ "CN1_UPD", 0, 2 },
	{ "MAC_PORT_FEC_KR_LD_STAT", 0x32614, 0 },
		{ "rx_ready", 15, 1 },
		{ "CP1_STAT", 4, 2 },
		{ "C0_STAT", 2, 2 },
		{ "CN1_STAT", 0, 2 },
	{ "MAC_PORT_FEC_ABILITY", 0x32618, 0 },
		{ "fec_ind_ability", 1, 1 },
		{ "ability", 0, 1 },
	{ "MAC_PORT_FEC_CONTROL", 0x3261c, 0 },
		{ "fec_en_err_ind", 1, 1 },
		{ "fec_en", 0, 1 },
	{ "MAC_PORT_FEC_STATUS", 0x32620, 0 },
		{ "FEC_LOCKED_100", 1, 1 },
		{ "FEC_LOCKED", 0, 1 },
	{ "MAC_PORT_FEC_CERR_CNT_0", 0x32624, 0 },
	{ "MAC_PORT_FEC_CERR_CNT_1", 0x32628, 0 },
	{ "MAC_PORT_FEC_NCERR_CNT_0", 0x3262c, 0 },
	{ "MAC_PORT_FEC_NCERR_CNT_1", 0x32630, 0 },
	{ "MAC_PORT_AE_RX_COEF_REQ", 0x32a00, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT", 0x32a04, 0 },
		{ "T5_AE0_RXSTAT_RDY", 15, 1 },
		{ "T5_AE0_RXSTAT_C2", 4, 2 },
		{ "T5_AE0_RXSTAT_C1", 2, 2 },
		{ "T5_AE0_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ", 0x32a08, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT", 0x32a0c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE", 0x32a10, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL", 0x32a14, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL", 0x32a18, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE", 0x32a1c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_RX_COEF_REQ_1", 0x32a20, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT_1", 0x32a24, 0 },
		{ "T5_AE1_RXSTAT_RDY", 15, 1 },
		{ "T5_AE1_RXSTAT_C2", 4, 2 },
		{ "T5_AE1_RXSTAT_C1", 2, 2 },
		{ "T5_AE1_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ_1", 0x32a28, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT_1", 0x32a2c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE_1", 0x32a30, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL_1", 0x32a34, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL_1", 0x32a38, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE_1", 0x32a3c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_RX_COEF_REQ_2", 0x32a40, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT_2", 0x32a44, 0 },
		{ "T5_AE2_RXSTAT_RDY", 15, 1 },
		{ "T5_AE2_RXSTAT_C2", 4, 2 },
		{ "T5_AE2_RXSTAT_C1", 2, 2 },
		{ "T5_AE2_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ_2", 0x32a48, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT_2", 0x32a4c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE_2", 0x32a50, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL_2", 0x32a54, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL_2", 0x32a58, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE_2", 0x32a5c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_RX_COEF_REQ_3", 0x32a60, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT_3", 0x32a64, 0 },
		{ "T5_AE3_RXSTAT_RDY", 15, 1 },
		{ "T5_AE3_RXSTAT_C2", 4, 2 },
		{ "T5_AE3_RXSTAT_C1", 2, 2 },
		{ "T5_AE3_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ_3", 0x32a68, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT_3", 0x32a6c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE_3", 0x32a70, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL_3", 0x32a74, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL_3", 0x32a78, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE_3", 0x32a7c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_TX_DIS", 0x32a80, 0 },
	{ "MAC_PORT_AE_KR_CTRL", 0x32a84, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET", 0x32a88, 0 },
	{ "MAC_PORT_AE_KR_STATUS", 0x32a8c, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AE_TX_DIS_1", 0x32a90, 0 },
	{ "MAC_PORT_AE_KR_CTRL_1", 0x32a94, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET_1", 0x32a98, 0 },
	{ "MAC_PORT_AE_KR_STATUS_1", 0x32a9c, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AE_TX_DIS_2", 0x32aa0, 0 },
	{ "MAC_PORT_AE_KR_CTRL_2", 0x32aa4, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET_2", 0x32aa8, 0 },
	{ "MAC_PORT_AE_KR_STATUS_2", 0x32aac, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AE_TX_DIS_3", 0x32ab0, 0 },
	{ "MAC_PORT_AE_KR_CTRL_3", 0x32ab4, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET_3", 0x32ab8, 0 },
	{ "MAC_PORT_AE_KR_STATUS_3", 0x32abc, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_0", 0x32b00, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_0", 0x32b04, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_0", 0x32b08, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_0", 0x32b0c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_0", 0x32b10, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_1", 0x32b20, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_1", 0x32b24, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_1", 0x32b28, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_1", 0x32b2c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_1", 0x32b30, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_2", 0x32b40, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_2", 0x32b44, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_2", 0x32b48, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_2", 0x32b4c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_2", 0x32b50, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_3", 0x32b60, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_3", 0x32b64, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_3", 0x32b68, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_3", 0x32b6c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_3", 0x32b70, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_ANALOG_TEST_MUX", 0x33814, 0 },
	{ "MAC_PORT_BANDGAP_CONTROL", 0x3382c, 0 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_CONTROL", 0x33880, 0 },
		{ "RCCTL1", 5, 1 },
		{ "RCCTL0", 4, 1 },
		{ "RCAMP1", 3, 1 },
		{ "RCAMP0", 2, 1 },
		{ "RCAMPEN", 1, 1 },
		{ "RCRST", 0, 1 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_STATUS_1", 0x33884, 0 },
		{ "RCERR", 1, 1 },
		{ "RCCOMP", 0, 1 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_STATUS_2", 0x33888, 0 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_STATUS_3", 0x3388c, 0 },
	{ "MAC_PORT_MACRO_TEST_CONTROL_6", 0x338e8, 0 },
		{ "LBIST", 7, 1 },
		{ "LOGICTEST", 6, 1 },
		{ "MAVDHI", 5, 1 },
		{ "AUXEN", 4, 1 },
		{ "JTAGMD", 3, 1 },
		{ "RXACMODE", 2, 1 },
		{ "HSSACJPC", 1, 1 },
		{ "HSSACJAC", 0, 1 },
	{ "MAC_PORT_MACRO_TEST_CONTROL_5", 0x338ec, 0 },
		{ "REFVALIDD", 6, 1 },
		{ "REFVALIDC", 5, 1 },
		{ "REFVALIDB", 4, 1 },
		{ "REFVALIDA", 3, 1 },
		{ "REFSELRESET", 2, 1 },
		{ "SOFTRESET", 1, 1 },
		{ "MACROTEST", 0, 1 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_0", 0x33b00, 0 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_1", 0x33b04, 0 },
		{ "LDET", 4, 1 },
		{ "CCERR", 3, 1 },
		{ "CCCMP", 2, 1 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_2", 0x33b08, 0 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_3", 0x33b0c, 0 },
		{ "FMIN", 3, 1 },
		{ "FMAX", 2, 1 },
		{ "CVHOLD", 1, 1 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_4", 0x33b10, 0 },
		{ "CMETH", 2, 1 },
		{ "RECAL", 1, 1 },
		{ "CCLD", 0, 1 },
	{ "MAC_PORT_PLLA_CHARGE_PUMP_CONTROL", 0x33b28, 0 },
	{ "MAC_PORT_PLLA_PCLK_CONTROL", 0x33b3c, 0 },
		{ "SPEDIV", 3, 5 },
		{ "PCKSEL", 0, 3 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_CONTROL", 0x33b40, 0 },
		{ "EMIL", 2, 1 },
		{ "EMID", 1, 1 },
		{ "EMIS", 0, 1 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_1", 0x33b44, 0 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_2", 0x33b48, 0 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_3", 0x33b4c, 0 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_4", 0x33b50, 0 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_4", 0x33bf0, 0 },
		{ "VBST", 1, 3 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_3", 0x33bf4, 0 },
		{ "RESYNC", 6, 1 },
		{ "RXCLKSEL", 5, 1 },
		{ "FRCBAND", 4, 1 },
		{ "PLLBYP", 3, 1 },
		{ "PDWNP", 2, 1 },
		{ "VCOSEL", 1, 1 },
		{ "DIVSEL8", 0, 1 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_2", 0x33bf8, 0 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_1", 0x33bfc, 0 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_0", 0x33c00, 0 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_1", 0x33c04, 0 },
		{ "LDET", 4, 1 },
		{ "CCERR", 3, 1 },
		{ "CCCMP", 2, 1 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_2", 0x33c08, 0 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_3", 0x33c0c, 0 },
		{ "FMIN", 3, 1 },
		{ "FMAX", 2, 1 },
		{ "CVHOLD", 1, 1 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_4", 0x33c10, 0 },
		{ "CMETH", 2, 1 },
		{ "RECAL", 1, 1 },
		{ "CCLD", 0, 1 },
	{ "MAC_PORT_PLLB_CHARGE_PUMP_CONTROL", 0x33c28, 0 },
	{ "MAC_PORT_PLLB_PCLK_CONTROL", 0x33c3c, 0 },
		{ "SPEDIV", 3, 5 },
		{ "PCKSEL", 0, 3 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_CONTROL", 0x33c40, 0 },
		{ "EMIL", 2, 1 },
		{ "EMID", 1, 1 },
		{ "EMIS", 0, 1 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_1", 0x33c44, 0 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_2", 0x33c48, 0 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_3", 0x33c4c, 0 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_4", 0x33c50, 0 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_4", 0x33cf0, 0 },
		{ "VBST", 1, 3 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_3", 0x33cf4, 0 },
		{ "RESYNC", 6, 1 },
		{ "RXCLKSEL", 5, 1 },
		{ "FRCBAND", 4, 1 },
		{ "PLLBYP", 3, 1 },
		{ "PDWNP", 2, 1 },
		{ "VCOSEL", 1, 1 },
		{ "DIVSEL8", 0, 1 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_2", 0x33cf8, 0 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_1", 0x33cfc, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_CONFIGURATION_MODE", 0x33000, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TEST_CONTROL", 0x33004, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_COEFFICIENT_CONTROL", 0x33008, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DRIVER_MODE_CONTROL", 0x3300c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x33010, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x33014, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x33018, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3301c, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT", 0x33020, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT", 0x33024, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT", 0x33028, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_AMPLITUDE", 0x33030, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_POLARITY", 0x33034, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x33038, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3303c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x33040, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x33044, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x33048, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x33060, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x33064, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x33068, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x33070, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x33074, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x33078, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3307c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x33080, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x33084, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x33088, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_CONTROL", 0x3308c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_OVERRIDE", 0x33090, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_APPLIED", 0x33094, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_TIME_OUT", 0x33098, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AZ_CONTROL", 0x3309c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_4", 0x330f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_3", 0x330f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_2", 0x330f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_1", 0x330fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x30000, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x30010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x30018, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x30020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x30028, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x30030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x30038, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x30040, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_CONFIGURATION_MODE", 0x33100, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TEST_CONTROL", 0x33104, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_COEFFICIENT_CONTROL", 0x33108, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DRIVER_MODE_CONTROL", 0x3310c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x33110, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x33114, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x33118, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3311c, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT", 0x33120, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT", 0x33124, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT", 0x33128, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_AMPLITUDE", 0x33130, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_POLARITY", 0x33134, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x33138, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3313c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x33140, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x33144, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x33148, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x33160, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x33164, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x33168, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x33170, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x33174, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x33178, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3317c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x33180, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x33184, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x33188, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_CONTROL", 0x3318c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_OVERRIDE", 0x33190, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_APPLIED", 0x33194, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_TIME_OUT", 0x33198, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AZ_CONTROL", 0x3319c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_4", 0x331f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_3", 0x331f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_2", 0x331f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_1", 0x331fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x30000, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x30010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x30018, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x30020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x30028, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x30030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x30038, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x30040, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_CONFIGURATION_MODE", 0x33400, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TEST_CONTROL", 0x33404, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_COEFFICIENT_CONTROL", 0x33408, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DRIVER_MODE_CONTROL", 0x3340c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x33410, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x33414, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x33418, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3341c, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT", 0x33420, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT", 0x33424, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT", 0x33428, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_AMPLITUDE", 0x33430, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_POLARITY", 0x33434, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x33438, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3343c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x33440, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x33444, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x33448, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x33460, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x33464, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x33468, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x33470, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x33474, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x33478, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3347c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x33480, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x33484, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x33488, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_CONTROL", 0x3348c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_OVERRIDE", 0x33490, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_APPLIED", 0x33494, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_TIME_OUT", 0x33498, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AZ_CONTROL", 0x3349c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_4", 0x334f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_3", 0x334f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_2", 0x334f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_1", 0x334fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x30000, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x30010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x30018, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x30020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x30028, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x30030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x30038, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x30040, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_CONFIGURATION_MODE", 0x33500, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TEST_CONTROL", 0x33504, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_COEFFICIENT_CONTROL", 0x33508, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DRIVER_MODE_CONTROL", 0x3350c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x33510, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x33514, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x33518, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3351c, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT", 0x33520, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT", 0x33524, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT", 0x33528, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_AMPLITUDE", 0x33530, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_POLARITY", 0x33534, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x33538, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3353c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x33540, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x33544, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x33548, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x33560, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x33564, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x33568, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x33570, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x33574, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x33578, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3357c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x33580, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x33584, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x33588, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_CONTROL", 0x3358c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_OVERRIDE", 0x33590, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_APPLIED", 0x33594, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_TIME_OUT", 0x33598, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AZ_CONTROL", 0x3359c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_4", 0x335f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_3", 0x335f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_2", 0x335f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_1", 0x335fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x30000, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x30010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x30018, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x30020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x30028, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x30030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x30038, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x30040, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_CONFIGURATION_MODE", 0x33900, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TEST_CONTROL", 0x33904, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_COEFFICIENT_CONTROL", 0x33908, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DRIVER_MODE_CONTROL", 0x3390c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x33910, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x33914, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x33918, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3391c, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT", 0x33920, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT", 0x33924, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT", 0x33928, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AMPLITUDE", 0x33930, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_POLARITY", 0x33934, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x33938, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3393c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x33940, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x33944, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x33948, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x33960, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x33964, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x33968, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x33970, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x33974, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x33978, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3397c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x33980, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x33984, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x33988, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_CONTROL", 0x3398c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_OVERRIDE", 0x33990, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_APPLIED", 0x33994, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_TIME_OUT", 0x33998, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AZ_CONTROL", 0x3399c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_4", 0x339f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_3", 0x339f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_2", 0x339f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_1", 0x339fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x30000, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x30008, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x30010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x30018, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x30020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x30028, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x30030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x30038, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x30040, 0 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_CONFIGURATION_MODE", 0x33200, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_TEST_CONTROL", 0x33204, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_CONTROL", 0x33208, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_OFFSET_CONTROL", 0x3320c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_POSITION_1", 0x33210, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_POSITION_2", 0x33214, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x33218, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3321c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKA_DFE_CONTROL", 0x33220, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_SAMPLE_SNAPSHOT_1", 0x33224, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKA_DFE_SAMPLE_SNAPSHOT_2", 0x33228, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_1", 0x3322c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_2", 0x33230, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_3", 0x33234, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DQCC_CONTROL_1", 0x33238, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DQCC_CONTROL_3", 0x33240, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DACAP_AND_DACAN", 0x33248, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DACA_MIN_AND_DACAZ", 0x3324c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_ADAC_CONTROL", 0x33250, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3325c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x33260, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x33264, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x33270, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DYNAMIC_DATA_CENTERING_DDC", 0x33274, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_INTERNAL_STATUS", 0x33278, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_FUNCTION_CONTROL_1", 0x3327c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_FUNCTION_CONTROL_2", 0x33280, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_EVN1_EVN2", 0x33284, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_ODD1_ODD2", 0x33288, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_EVN3_EVN4", 0x3328c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_ODD3_ODD4", 0x33290, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_E0_AND_E1_OFFSET", 0x33294, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_LOFF_CONTROL", 0x33298, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_SIGDET_CONTROL", 0x3329c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_ANALOG_CONTROL_SWITCH", 0x332a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKA_INTEGRATOR_DAC_OFFSET", 0x332a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_CONTROL", 0x332a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS", 0x332ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x332b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x332b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x332b8, 0 },
	{ "MAC_PORT_RX_LINKA_DFE_TAP_ENABLE", 0x332c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKA_DFE_H1", 0x332c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_H2", 0x332c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKA_DFE_H3", 0x332cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H4", 0x332d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H5", 0x332d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H6_AND_H7", 0x332d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H8_AND_H9", 0x332dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H10_AND_H11", 0x332e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H12", 0x332e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_MACRO_TEST_CONTROL_2", 0x332f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_MACRO_TEST_CONTROL_1", 0x332fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_CONFIGURATION_MODE", 0x33300, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_TEST_CONTROL", 0x33304, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_CONTROL", 0x33308, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_OFFSET_CONTROL", 0x3330c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_POSITION_1", 0x33310, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_POSITION_2", 0x33314, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x33318, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3331c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKB_DFE_CONTROL", 0x33320, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_SAMPLE_SNAPSHOT_1", 0x33324, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKB_DFE_SAMPLE_SNAPSHOT_2", 0x33328, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_1", 0x3332c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_2", 0x33330, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_3", 0x33334, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DQCC_CONTROL_1", 0x33338, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DQCC_CONTROL_3", 0x33340, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DACAP_AND_DACAN", 0x33348, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DACA_MIN_AND_DACAZ", 0x3334c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_ADAC_CONTROL", 0x33350, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3335c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x33360, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x33364, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x33370, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DYNAMIC_DATA_CENTERING_DDC", 0x33374, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_INTERNAL_STATUS", 0x33378, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_FUNCTION_CONTROL_1", 0x3337c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_FUNCTION_CONTROL_2", 0x33380, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_EVN1_EVN2", 0x33384, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_ODD1_ODD2", 0x33388, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_EVN3_EVN4", 0x3338c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_ODD3_ODD4", 0x33390, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_E0_AND_E1_OFFSET", 0x33394, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_LOFF_CONTROL", 0x33398, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_SIGDET_CONTROL", 0x3339c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_ANALOG_CONTROL_SWITCH", 0x333a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKB_INTEGRATOR_DAC_OFFSET", 0x333a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_CONTROL", 0x333a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS", 0x333ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x333b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x333b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x333b8, 0 },
	{ "MAC_PORT_RX_LINKB_DFE_TAP_ENABLE", 0x333c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKB_DFE_H1", 0x333c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_H2", 0x333c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKB_DFE_H3", 0x333cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H4", 0x333d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H5", 0x333d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H6_AND_H7", 0x333d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H8_AND_H9", 0x333dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H10_AND_H11", 0x333e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H12", 0x333e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_MACRO_TEST_CONTROL_2", 0x333f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_MACRO_TEST_CONTROL_1", 0x333fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_CONFIGURATION_MODE", 0x33600, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_TEST_CONTROL", 0x33604, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_CONTROL", 0x33608, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_OFFSET_CONTROL", 0x3360c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_POSITION_1", 0x33610, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_POSITION_2", 0x33614, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x33618, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3361c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKC_DFE_CONTROL", 0x33620, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_SAMPLE_SNAPSHOT_1", 0x33624, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKC_DFE_SAMPLE_SNAPSHOT_2", 0x33628, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_1", 0x3362c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_2", 0x33630, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_3", 0x33634, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DQCC_CONTROL_1", 0x33638, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DQCC_CONTROL_3", 0x33640, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DACAP_AND_DACAN", 0x33648, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DACA_MIN_AND_DACAZ", 0x3364c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_ADAC_CONTROL", 0x33650, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3365c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x33660, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x33664, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x33670, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DYNAMIC_DATA_CENTERING_DDC", 0x33674, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_INTERNAL_STATUS", 0x33678, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_FUNCTION_CONTROL_1", 0x3367c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_FUNCTION_CONTROL_2", 0x33680, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_EVN1_EVN2", 0x33684, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_ODD1_ODD2", 0x33688, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_EVN3_EVN4", 0x3368c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_ODD3_ODD4", 0x33690, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_E0_AND_E1_OFFSET", 0x33694, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_LOFF_CONTROL", 0x33698, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_SIGDET_CONTROL", 0x3369c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_ANALOG_CONTROL_SWITCH", 0x336a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKC_INTEGRATOR_DAC_OFFSET", 0x336a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_CONTROL", 0x336a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS", 0x336ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x336b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x336b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x336b8, 0 },
	{ "MAC_PORT_RX_LINKC_DFE_TAP_ENABLE", 0x336c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKC_DFE_H1", 0x336c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_H2", 0x336c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKC_DFE_H3", 0x336cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H4", 0x336d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H5", 0x336d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H6_AND_H7", 0x336d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H8_AND_H9", 0x336dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H10_AND_H11", 0x336e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H12", 0x336e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_MACRO_TEST_CONTROL_2", 0x336f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_MACRO_TEST_CONTROL_1", 0x336fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_CONFIGURATION_MODE", 0x33700, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_TEST_CONTROL", 0x33704, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_CONTROL", 0x33708, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_OFFSET_CONTROL", 0x3370c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_POSITION_1", 0x33710, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_POSITION_2", 0x33714, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x33718, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3371c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKD_DFE_CONTROL", 0x33720, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_SAMPLE_SNAPSHOT_1", 0x33724, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKD_DFE_SAMPLE_SNAPSHOT_2", 0x33728, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_1", 0x3372c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_2", 0x33730, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_3", 0x33734, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DQCC_CONTROL_1", 0x33738, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DQCC_CONTROL_3", 0x33740, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DACAP_AND_DACAN", 0x33748, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DACA_MIN_AND_DACAZ", 0x3374c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_ADAC_CONTROL", 0x33750, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3375c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x33760, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x33764, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x33770, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DYNAMIC_DATA_CENTERING_DDC", 0x33774, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_INTERNAL_STATUS", 0x33778, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_FUNCTION_CONTROL_1", 0x3377c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_FUNCTION_CONTROL_2", 0x33780, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_EVN1_EVN2", 0x33784, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_ODD1_ODD2", 0x33788, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_EVN3_EVN4", 0x3378c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_ODD3_ODD4", 0x33790, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_E0_AND_E1_OFFSET", 0x33794, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_LOFF_CONTROL", 0x33798, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_SIGDET_CONTROL", 0x3379c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_ANALOG_CONTROL_SWITCH", 0x337a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKD_INTEGRATOR_DAC_OFFSET", 0x337a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_CONTROL", 0x337a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS", 0x337ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x337b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x337b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x337b8, 0 },
	{ "MAC_PORT_RX_LINKD_DFE_TAP_ENABLE", 0x337c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKD_DFE_H1", 0x337c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_H2", 0x337c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKD_DFE_H3", 0x337cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H4", 0x337d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H5", 0x337d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H6_AND_H7", 0x337d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H8_AND_H9", 0x337dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H10_AND_H11", 0x337e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H12", 0x337e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_MACRO_TEST_CONTROL_2", 0x337f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_MACRO_TEST_CONTROL_1", 0x337fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_CONFIGURATION_MODE", 0x33a00, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_TEST_CONTROL", 0x33a04, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_CONTROL", 0x33a08, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_OFFSET_CONTROL", 0x33a0c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_POSITION_1", 0x33a10, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_POSITION_2", 0x33a14, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x33a18, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x33a1c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_CONTROL", 0x33a20, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_SAMPLE_SNAPSHOT_1", 0x33a24, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_SAMPLE_SNAPSHOT_2", 0x33a28, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_1", 0x33a2c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_2", 0x33a30, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_3", 0x33a34, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DQCC_CONTROL_1", 0x33a38, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DQCC_CONTROL_3", 0x33a40, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DACAP_AND_DACAN", 0x33a48, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DACA_MIN_AND_DACAZ", 0x33a4c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_ADAC_CONTROL", 0x33a50, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x33a5c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x33a60, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x33a64, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x33a70, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DYNAMIC_DATA_CENTERING_DDC", 0x33a74, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_INTERNAL_STATUS", 0x33a78, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_FUNCTION_CONTROL_1", 0x33a7c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_FUNCTION_CONTROL_2", 0x33a80, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_EVN1_EVN2", 0x33a84, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_ODD1_ODD2", 0x33a88, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_EVN3_EVN4", 0x33a8c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_ODD3_ODD4", 0x33a90, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_E0_AND_E1_OFFSET", 0x33a94, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_LOFF_CONTROL", 0x33a98, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_SIGDET_CONTROL", 0x33a9c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_ANALOG_CONTROL_SWITCH", 0x33aa0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINK_BCST_INTEGRATOR_DAC_OFFSET", 0x33aa4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_CONTROL", 0x33aa8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS", 0x33aac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x33ab0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x33ab4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x33ab8, 0 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_TAP_ENABLE", 0x33ac0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1", 0x33ac4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H2", 0x33ac8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H3", 0x33acc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H4", 0x33ad0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H5", 0x33ad4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H6_AND_H7", 0x33ad8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H8_AND_H9", 0x33adc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H10_AND_H11", 0x33ae0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H12", 0x33ae4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_MACRO_TEST_CONTROL_2", 0x33af8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_MACRO_TEST_CONTROL_1", 0x33afc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_CFG", 0x34800, 0 },
		{ "MAC_Clk_Sel", 29, 3 },
		{ "SinkTx", 27, 1 },
		{ "SinkTxOnLinkDown", 26, 1 },
		{ "LoopNoFwd", 24, 1 },
		{ "Smux_Rx_Loop", 19, 1 },
		{ "Rx_Lane_Swap", 18, 1 },
		{ "Tx_Lane_Swap", 17, 1 },
		{ "Signal_Det", 14, 1 },
		{ "SmuxTxSel", 9, 1 },
		{ "SmuxRxSel", 8, 1 },
		{ "PortSpeed", 4, 2 },
		{ "Rx_Byte_Swap", 3, 1 },
		{ "Tx_Byte_Swap", 2, 1 },
		{ "Port_Sel", 0, 1 },
	{ "MAC_PORT_RESET_CTRL", 0x34804, 0 },
		{ "TWGDSK_HSSC16B", 31, 1 },
		{ "EEE_RESET", 30, 1 },
		{ "PTP_TIMER", 29, 1 },
		{ "MtipRefReset", 28, 1 },
		{ "MtipTxffReset", 27, 1 },
		{ "MtipRxffReset", 26, 1 },
		{ "MtipRegReset", 25, 1 },
		{ "AEC3Reset", 23, 1 },
		{ "AEC2Reset", 22, 1 },
		{ "AEC1Reset", 21, 1 },
		{ "AEC0Reset", 20, 1 },
		{ "AET3Reset", 19, 1 },
		{ "AET2Reset", 18, 1 },
		{ "AET1Reset", 17, 1 },
		{ "AET0Reset", 16, 1 },
		{ "TXIF_Reset", 12, 1 },
		{ "RXIF_Reset", 11, 1 },
		{ "AuxExt_Reset", 10, 1 },
		{ "MtipSd3TxRst", 9, 1 },
		{ "MtipSd2TxRst", 8, 1 },
		{ "MtipSd1TxRst", 7, 1 },
		{ "MtipSd0TxRst", 6, 1 },
		{ "MtipSd3RxRst", 5, 1 },
		{ "MtipSd2RxRst", 4, 1 },
		{ "MtipSd1RxRst", 3, 1 },
		{ "WOL_Reset", 2, 1 },
		{ "MtipSd0RxRst", 1, 1 },
		{ "HSS_Reset", 0, 1 },
	{ "MAC_PORT_LED_CFG", 0x34808, 0 },
		{ "Led1_Cfg", 5, 3 },
		{ "Led1_Polarity_Inv", 4, 1 },
		{ "Led0_Cfg", 1, 3 },
		{ "Led0_Polarity_Inv", 0, 1 },
	{ "MAC_PORT_LED_COUNTHI", 0x3480c, 0 },
	{ "MAC_PORT_LED_COUNTLO", 0x34810, 0 },
	{ "MAC_PORT_CFG3", 0x34814, 0 },
		{ "FPGA_PTP_PORT", 26, 2 },
		{ "FCSDisCtrl", 25, 1 },
		{ "SigDetCtrl", 24, 1 },
		{ "tx_lane", 23, 1 },
		{ "rx_lane", 22, 1 },
		{ "se_clr", 21, 1 },
		{ "an_ena", 17, 4 },
		{ "sd_rx_clk_ena", 13, 4 },
		{ "sd_tx_clk_ena", 9, 4 },
		{ "SGMIISEL", 8, 1 },
		{ "HSSPLLSEL", 4, 4 },
		{ "HSSC16C20SEL", 0, 4 },
	{ "MAC_PORT_CFG2", 0x34818, 0 },
		{ "Rx_Polarity_Inv", 28, 4 },
		{ "Tx_Polarity_Inv", 24, 4 },
		{ "InstanceNum", 22, 2 },
		{ "StopOnPerr", 21, 1 },
		{ "PatEn", 18, 1 },
		{ "MagicEn", 17, 1 },
		{ "T5_AEC_PMA_TX_READY", 4, 4 },
		{ "T5_AEC_PMA_RX_READY", 0, 4 },
	{ "MAC_PORT_PKT_COUNT", 0x3481c, 0 },
		{ "tx_sop_count", 24, 8 },
		{ "tx_eop_count", 16, 8 },
		{ "rx_sop_count", 8, 8 },
		{ "rx_eop_count", 0, 8 },
	{ "MAC_PORT_CFG4", 0x34820, 0 },
		{ "AEC3_RX_WIDTH", 14, 2 },
		{ "AEC2_RX_WIDTH", 12, 2 },
		{ "AEC1_RX_WIDTH", 10, 2 },
		{ "AEC0_RX_WIDTH", 8, 2 },
		{ "AEC3_TX_WIDTH", 6, 2 },
		{ "AEC2_TX_WIDTH", 4, 2 },
		{ "AEC1_TX_WIDTH", 2, 2 },
		{ "AEC0_TX_WIDTH", 0, 2 },
	{ "MAC_PORT_MAGIC_MACID_LO", 0x34824, 0 },
	{ "MAC_PORT_MAGIC_MACID_HI", 0x34828, 0 },
	{ "MAC_PORT_LINK_STATUS", 0x34834, 0 },
		{ "an_done", 6, 1 },
		{ "align_done", 5, 1 },
		{ "block_lock", 4, 1 },
		{ "remflt", 3, 1 },
		{ "locflt", 2, 1 },
		{ "linkup", 1, 1 },
		{ "linkdn", 0, 1 },
	{ "MAC_PORT_EPIO_DATA0", 0x348c0, 0 },
	{ "MAC_PORT_EPIO_DATA1", 0x348c4, 0 },
	{ "MAC_PORT_EPIO_DATA2", 0x348c8, 0 },
	{ "MAC_PORT_EPIO_DATA3", 0x348cc, 0 },
	{ "MAC_PORT_EPIO_OP", 0x348d0, 0 },
		{ "Busy", 31, 1 },
		{ "Write", 8, 1 },
		{ "Address", 0, 8 },
	{ "MAC_PORT_WOL_STATUS", 0x348d4, 0 },
		{ "MagicDetected", 31, 1 },
		{ "PatDetected", 30, 1 },
		{ "ClearMagic", 4, 1 },
		{ "ClearMatch", 3, 1 },
		{ "MatchedFilter", 0, 3 },
	{ "MAC_PORT_INT_EN", 0x348d8, 0 },
		{ "tx_ts_avail", 29, 1 },
		{ "PatDetWake", 26, 1 },
		{ "MagicWake", 25, 1 },
		{ "SigDetChg", 24, 1 },
		{ "AE_Train_Local", 22, 1 },
		{ "HSSPLL_LOCK", 21, 1 },
		{ "HSSPRT_READY", 20, 1 },
		{ "AutoNeg_Done", 19, 1 },
		{ "PCS_Link_Good", 12, 1 },
		{ "PCS_Link_Fail", 11, 1 },
		{ "RxFifoOverFlow", 10, 1 },
		{ "HSSPRBSErr", 9, 1 },
		{ "HSSEyeQual", 8, 1 },
		{ "RemoteFault", 7, 1 },
		{ "LocalFault", 6, 1 },
		{ "MAC_Link_Down", 5, 1 },
		{ "MAC_Link_Up", 4, 1 },
		{ "an_page_rcvd", 2, 1 },
		{ "TxFifo_prty_err", 1, 1 },
		{ "RxFifo_prty_err", 0, 1 },
	{ "MAC_PORT_INT_CAUSE", 0x348dc, 0 },
		{ "tx_ts_avail", 29, 1 },
		{ "PatDetWake", 26, 1 },
		{ "MagicWake", 25, 1 },
		{ "SigDetChg", 24, 1 },
		{ "AE_Train_Local", 22, 1 },
		{ "HSSPLL_LOCK", 21, 1 },
		{ "HSSPRT_READY", 20, 1 },
		{ "AutoNeg_Done", 19, 1 },
		{ "PCS_Link_Good", 12, 1 },
		{ "PCS_Link_Fail", 11, 1 },
		{ "RxFifoOverFlow", 10, 1 },
		{ "HSSPRBSErr", 9, 1 },
		{ "HSSEyeQual", 8, 1 },
		{ "RemoteFault", 7, 1 },
		{ "LocalFault", 6, 1 },
		{ "MAC_Link_Down", 5, 1 },
		{ "MAC_Link_Up", 4, 1 },
		{ "an_page_rcvd", 2, 1 },
		{ "TxFifo_prty_err", 1, 1 },
		{ "RxFifo_prty_err", 0, 1 },
	{ "MAC_PORT_PERR_INT_EN", 0x348e0, 0 },
		{ "Perr_pkt_ram", 24, 1 },
		{ "Perr_mask_ram", 23, 1 },
		{ "Perr_crc_ram", 22, 1 },
		{ "rx_dff_seg0", 21, 1 },
		{ "rx_sff_seg0", 20, 1 },
		{ "rx_dff_mac10", 19, 1 },
		{ "rx_sff_mac10", 18, 1 },
		{ "tx_dff_seg0", 17, 1 },
		{ "tx_sff_seg0", 16, 1 },
		{ "tx_dff_mac10", 15, 1 },
		{ "tx_sff_mac10", 14, 1 },
		{ "rx_stats", 13, 1 },
		{ "tx_stats", 12, 1 },
		{ "Perr3_rx_mix", 11, 1 },
		{ "Perr3_rx_sd", 10, 1 },
		{ "Perr3_tx", 9, 1 },
		{ "Perr2_rx_mix", 8, 1 },
		{ "Perr2_rx_sd", 7, 1 },
		{ "Perr2_tx", 6, 1 },
		{ "Perr1_rx_mix", 5, 1 },
		{ "Perr1_rx_sd", 4, 1 },
		{ "Perr1_tx", 3, 1 },
		{ "Perr0_rx_mix", 2, 1 },
		{ "Perr0_rx_sd", 1, 1 },
		{ "Perr0_tx", 0, 1 },
	{ "MAC_PORT_PERR_INT_CAUSE", 0x348e4, 0 },
		{ "Perr_pkt_ram", 24, 1 },
		{ "Perr_mask_ram", 23, 1 },
		{ "Perr_crc_ram", 22, 1 },
		{ "rx_dff_seg0", 21, 1 },
		{ "rx_sff_seg0", 20, 1 },
		{ "rx_dff_mac10", 19, 1 },
		{ "rx_sff_mac10", 18, 1 },
		{ "tx_dff_seg0", 17, 1 },
		{ "tx_sff_seg0", 16, 1 },
		{ "tx_dff_mac10", 15, 1 },
		{ "tx_sff_mac10", 14, 1 },
		{ "rx_stats", 13, 1 },
		{ "tx_stats", 12, 1 },
		{ "Perr3_rx_mix", 11, 1 },
		{ "Perr3_rx_sd", 10, 1 },
		{ "Perr3_tx", 9, 1 },
		{ "Perr2_rx_mix", 8, 1 },
		{ "Perr2_rx_sd", 7, 1 },
		{ "Perr2_tx", 6, 1 },
		{ "Perr1_rx_mix", 5, 1 },
		{ "Perr1_rx_sd", 4, 1 },
		{ "Perr1_tx", 3, 1 },
		{ "Perr0_rx_mix", 2, 1 },
		{ "Perr0_rx_sd", 1, 1 },
		{ "Perr0_tx", 0, 1 },
	{ "MAC_PORT_PERR_ENABLE", 0x348e8, 0 },
		{ "Perr_pkt_ram", 24, 1 },
		{ "Perr_mask_ram", 23, 1 },
		{ "Perr_crc_ram", 22, 1 },
		{ "rx_dff_seg0", 21, 1 },
		{ "rx_sff_seg0", 20, 1 },
		{ "rx_dff_mac10", 19, 1 },
		{ "rx_sff_mac10", 18, 1 },
		{ "tx_dff_seg0", 17, 1 },
		{ "tx_sff_seg0", 16, 1 },
		{ "tx_dff_mac10", 15, 1 },
		{ "tx_sff_mac10", 14, 1 },
		{ "rx_stats", 13, 1 },
		{ "tx_stats", 12, 1 },
		{ "Perr3_rx_mix", 11, 1 },
		{ "Perr3_rx_sd", 10, 1 },
		{ "Perr3_tx", 9, 1 },
		{ "Perr2_rx_mix", 8, 1 },
		{ "Perr2_rx_sd", 7, 1 },
		{ "Perr2_tx", 6, 1 },
		{ "Perr1_rx_mix", 5, 1 },
		{ "Perr1_rx_sd", 4, 1 },
		{ "Perr1_tx", 3, 1 },
		{ "Perr0_rx_mix", 2, 1 },
		{ "Perr0_rx_sd", 1, 1 },
		{ "Perr0_tx", 0, 1 },
	{ "MAC_PORT_PERR_INJECT", 0x348ec, 0 },
		{ "MemSel", 1, 5 },
		{ "InjectDataErr", 0, 1 },
	{ "MAC_PORT_HSS_CFG0", 0x348f0, 0 },
		{ "TXDTS", 31, 1 },
		{ "TXCTS", 30, 1 },
		{ "TXBTS", 29, 1 },
		{ "TXATS", 28, 1 },
		{ "TXDOBS", 27, 1 },
		{ "TXCOBS", 26, 1 },
		{ "TXBOBS", 25, 1 },
		{ "TXAOBS", 24, 1 },
		{ "HSSREFCLKVALIDA", 20, 1 },
		{ "HSSREFCLKVALIDB", 19, 1 },
		{ "HSSRESYNCA", 18, 1 },
		{ "HSSAVDHI", 17, 1 },
		{ "HSSRESYNCB", 16, 1 },
		{ "HSSRECCALA", 15, 1 },
		{ "HSSRXACMODE", 14, 1 },
		{ "HSSRECCALB", 13, 1 },
		{ "HSSPLLBYPA", 12, 1 },
		{ "HSSPLLBYPB", 11, 1 },
		{ "HSSPDWNPLLA", 10, 1 },
		{ "HSSPDWNPLLB", 9, 1 },
		{ "HSSVCOSELA", 8, 1 },
		{ "HSSVCOSELB", 7, 1 },
		{ "HSSCALCOMP", 6, 1 },
		{ "HSSCALENAB", 5, 1 },
		{ "HSSEXTC16SEL", 4, 1 },
	{ "MAC_PORT_HSS_CFG1", 0x348f4, 0 },
		{ "RXACONFIGSEL", 30, 2 },
		{ "RXAQUIET", 29, 1 },
		{ "RXAREFRESH", 28, 1 },
		{ "RXBCONFIGSEL", 26, 2 },
		{ "RXBQUIET", 25, 1 },
		{ "RXBREFRESH", 24, 1 },
		{ "RXCCONFIGSEL", 22, 2 },
		{ "RXCQUIET", 21, 1 },
		{ "RXCREFRESH", 20, 1 },
		{ "RXDCONFIGSEL", 18, 2 },
		{ "RXDQUIET", 17, 1 },
		{ "RXDREFRESH", 16, 1 },
		{ "TXACONFIGSEL", 14, 2 },
		{ "TXAQUIET", 13, 1 },
		{ "TXAREFRESH", 12, 1 },
		{ "TXBCONFIGSEL", 10, 2 },
		{ "TXBQUIET", 9, 1 },
		{ "TXBREFRESH", 8, 1 },
		{ "TXCCONFIGSEL", 6, 2 },
		{ "TXCQUIET", 5, 1 },
		{ "TXCREFRESH", 4, 1 },
		{ "TXDCONFIGSEL", 2, 2 },
		{ "TXDQUIET", 1, 1 },
		{ "TXDREFRESH", 0, 1 },
	{ "MAC_PORT_HSS_CFG2", 0x348f8, 0 },
		{ "RXAASSTCLK", 31, 1 },
		{ "T5RXAPRBSRST", 30, 1 },
		{ "RXBASSTCLK", 29, 1 },
		{ "T5RXBPRBSRST", 28, 1 },
		{ "RXCASSTCLK", 27, 1 },
		{ "T5RXCPRBSRST", 26, 1 },
		{ "RXDASSTCLK", 25, 1 },
		{ "T5RXDPRBSRST", 24, 1 },
		{ "RXDDATASYNC", 23, 1 },
		{ "RXCDATASYNC", 22, 1 },
		{ "RXBDATASYNC", 21, 1 },
		{ "RXADATASYNC", 20, 1 },
		{ "RXDEARLYIN", 19, 1 },
		{ "RXDLATEIN", 18, 1 },
		{ "RXDPHSLOCK", 17, 1 },
		{ "RXDPHSDNIN", 16, 1 },
		{ "RXDPHSUPIN", 15, 1 },
		{ "RXCEARLYIN", 14, 1 },
		{ "RXCLATEIN", 13, 1 },
		{ "RXCPHSLOCK", 12, 1 },
		{ "RXCPHSDNIN", 11, 1 },
		{ "RXCPHSUPIN", 10, 1 },
		{ "RXBEARLYIN", 9, 1 },
		{ "RXBLATEIN", 8, 1 },
		{ "RXBPHSLOCK", 7, 1 },
		{ "RXBPHSDNIN", 6, 1 },
		{ "RXBPHSUPIN", 5, 1 },
		{ "RXAEARLYIN", 4, 1 },
		{ "RXALATEIN", 3, 1 },
		{ "RXAPHSLOCK", 2, 1 },
		{ "RXAPHSDNIN", 1, 1 },
		{ "RXAPHSUPIN", 0, 1 },
	{ "MAC_PORT_HSS_CFG3", 0x348fc, 0 },
		{ "HSSCALSSTN", 25, 3 },
		{ "HSSCALSSTP", 22, 3 },
		{ "HSSVBOOSTDIVB", 19, 3 },
		{ "HSSVBOOSTDIVA", 16, 3 },
		{ "HSSPLLCONFIGB", 8, 8 },
		{ "HSSPLLCONFIGA", 0, 8 },
	{ "MAC_PORT_HSS_CFG4", 0x34900, 0 },
		{ "HSSDIVSELA", 9, 9 },
		{ "HSSDIVSELB", 0, 9 },
	{ "MAC_PORT_HSS_STATUS", 0x34904, 0 },
		{ "RXDPRBSSYNC", 15, 1 },
		{ "RXCPRBSSYNC", 14, 1 },
		{ "RXBPRBSSYNC", 13, 1 },
		{ "RXAPRBSSYNC", 12, 1 },
		{ "RXDPRBSERR", 11, 1 },
		{ "RXCPRBSERR", 10, 1 },
		{ "RXBPRBSERR", 9, 1 },
		{ "RXAPRBSERR", 8, 1 },
		{ "RXDSIGDET", 7, 1 },
		{ "RXCSIGDET", 6, 1 },
		{ "RXBSIGDET", 5, 1 },
		{ "RXASIGDET", 4, 1 },
		{ "HSSPLLLOCKB", 3, 1 },
		{ "HSSPLLLOCKA", 2, 1 },
		{ "HSSPRTREADYB", 1, 1 },
		{ "HSSPRTREADYA", 0, 1 },
	{ "MAC_PORT_HSS_EEE_STATUS", 0x34908, 0 },
		{ "RXAQUIET_STATUS", 15, 1 },
		{ "RXAREFRESH_STATUS", 14, 1 },
		{ "RXBQUIET_STATUS", 13, 1 },
		{ "RXBREFRESH_STATUS", 12, 1 },
		{ "RXCQUIET_STATUS", 11, 1 },
		{ "RXCREFRESH_STATUS", 10, 1 },
		{ "RXDQUIET_STATUS", 9, 1 },
		{ "RXDREFRESH_STATUS", 8, 1 },
		{ "TXAQUIET_STATUS", 7, 1 },
		{ "TXAREFRESH_STATUS", 6, 1 },
		{ "TXBQUIET_STATUS", 5, 1 },
		{ "TXBREFRESH_STATUS", 4, 1 },
		{ "TXCQUIET_STATUS", 3, 1 },
		{ "TXCREFRESH_STATUS", 2, 1 },
		{ "TXDQUIET_STATUS", 1, 1 },
		{ "TXDREFRESH_STATUS", 0, 1 },
	{ "MAC_PORT_HSS_SIGDET_STATUS", 0x3490c, 0 },
	{ "MAC_PORT_HSS_PL_CTL", 0x34910, 0 },
		{ "TOV", 16, 8 },
		{ "TSU", 8, 8 },
		{ "IPW", 0, 8 },
	{ "MAC_PORT_RUNT_FRAME", 0x34914, 0 },
		{ "runtclear", 16, 1 },
		{ "runt", 0, 16 },
	{ "MAC_PORT_EEE_STATUS", 0x34918, 0 },
		{ "eee_tx_10g_state", 10, 2 },
		{ "eee_rx_10g_state", 8, 2 },
		{ "eee_tx_1g_state", 6, 2 },
		{ "eee_rx_1g_state", 4, 2 },
		{ "pma_rx_refresh", 3, 1 },
		{ "pma_rx_quiet", 2, 1 },
		{ "pma_tx_refresh", 1, 1 },
		{ "pma_tx_quiet", 0, 1 },
	{ "MAC_PORT_CGEN", 0x3491c, 0 },
		{ "CGEN", 8, 1 },
		{ "sd7_CGEN", 7, 1 },
		{ "sd6_CGEN", 6, 1 },
		{ "sd5_CGEN", 5, 1 },
		{ "sd4_CGEN", 4, 1 },
		{ "sd3_CGEN", 3, 1 },
		{ "sd2_CGEN", 2, 1 },
		{ "sd1_CGEN", 1, 1 },
		{ "sd0_CGEN", 0, 1 },
	{ "MAC_PORT_CGEN_MTIP", 0x34920, 0 },
		{ "MACSEG5_CGEN", 11, 1 },
		{ "PCSSEG5_CGEN", 10, 1 },
		{ "MACSEG4_CGEN", 9, 1 },
		{ "PCSSEG4_CGEN", 8, 1 },
		{ "MACSEG3_CGEN", 7, 1 },
		{ "PCSSEG3_CGEN", 6, 1 },
		{ "MACSEG2_CGEN", 5, 1 },
		{ "PCSSEG2_CGEN", 4, 1 },
		{ "MACSEG1_CGEN", 3, 1 },
		{ "PCSSEG1_CGEN", 2, 1 },
		{ "MACSEG0_CGEN", 1, 1 },
		{ "PCSSEG0_CGEN", 0, 1 },
	{ "MAC_PORT_TX_TS_ID", 0x34924, 0 },
	{ "MAC_PORT_TX_TS_VAL_LO", 0x34928, 0 },
	{ "MAC_PORT_TX_TS_VAL_HI", 0x3492c, 0 },
	{ "MAC_PORT_EEE_CTL", 0x34930, 0 },
		{ "EEE_CTRL", 2, 30 },
		{ "TICK_START", 1, 1 },
		{ "En", 0, 1 },
	{ "MAC_PORT_EEE_TX_CTL", 0x34934, 0 },
		{ "WAKE_TIMER", 16, 16 },
		{ "HSS_TIMER", 5, 4 },
		{ "HSS_CTL", 4, 1 },
		{ "LPI_ACTIVE", 3, 1 },
		{ "LPI_TXHOLD", 2, 1 },
		{ "LPI_REQ", 1, 1 },
		{ "EEE_TX_RESET", 0, 1 },
	{ "MAC_PORT_EEE_RX_CTL", 0x34938, 0 },
		{ "WAKE_TIMER", 16, 16 },
		{ "HSS_TIMER", 5, 4 },
		{ "HSS_CTL", 4, 1 },
		{ "LPI_IND", 1, 1 },
		{ "EEE_RX_RESET", 0, 1 },
	{ "MAC_PORT_EEE_TX_10G_SLEEP_TIMER", 0x3493c, 0 },
	{ "MAC_PORT_EEE_TX_10G_QUIET_TIMER", 0x34940, 0 },
	{ "MAC_PORT_EEE_TX_10G_WAKE_TIMER", 0x34944, 0 },
	{ "MAC_PORT_EEE_TX_1G_SLEEP_TIMER", 0x34948, 0 },
	{ "MAC_PORT_EEE_TX_1G_QUIET_TIMER", 0x3494c, 0 },
	{ "MAC_PORT_EEE_TX_1G_REFRESH_TIMER", 0x34950, 0 },
	{ "MAC_PORT_EEE_RX_10G_QUIET_TIMER", 0x34954, 0 },
	{ "MAC_PORT_EEE_RX_10G_WAKE_TIMER", 0x34958, 0 },
	{ "MAC_PORT_EEE_RX_10G_WF_TIMER", 0x3495c, 0 },
	{ "MAC_PORT_EEE_RX_1G_QUIET_TIMER", 0x34960, 0 },
	{ "MAC_PORT_EEE_RX_1G_WAKE_TIMER", 0x34964, 0 },
	{ "MAC_PORT_EEE_WF_COUNT", 0x34968, 0 },
		{ "wake_cnt_clr", 16, 1 },
		{ "wake_cnt", 0, 16 },
	{ "MAC_PORT_PTP_TIMER_RD0_LO", 0x3496c, 0 },
	{ "MAC_PORT_PTP_TIMER_RD0_HI", 0x34970, 0 },
	{ "MAC_PORT_PTP_TIMER_RD1_LO", 0x34974, 0 },
	{ "MAC_PORT_PTP_TIMER_RD1_HI", 0x34978, 0 },
	{ "MAC_PORT_PTP_TIMER_WR_LO", 0x3497c, 0 },
	{ "MAC_PORT_PTP_TIMER_WR_HI", 0x34980, 0 },
	{ "MAC_PORT_PTP_TIMER_OFFSET_0", 0x34984, 0 },
	{ "MAC_PORT_PTP_TIMER_OFFSET_1", 0x34988, 0 },
	{ "MAC_PORT_PTP_TIMER_OFFSET_2", 0x3498c, 0 },
	{ "MAC_PORT_PTP_SUM_LO", 0x34990, 0 },
	{ "MAC_PORT_PTP_SUM_HI", 0x34994, 0 },
	{ "MAC_PORT_PTP_TIMER_INCR0", 0x34998, 0 },
		{ "Y", 16, 16 },
		{ "X", 0, 16 },
	{ "MAC_PORT_PTP_TIMER_INCR1", 0x3499c, 0 },
		{ "Y_TICK", 16, 16 },
		{ "X_TICK", 0, 16 },
	{ "MAC_PORT_PTP_DRIFT_ADJUST_COUNT", 0x349a0, 0 },
	{ "MAC_PORT_PTP_OFFSET_ADJUST_FINE", 0x349a4, 0 },
		{ "B", 16, 16 },
		{ "A", 0, 16 },
	{ "MAC_PORT_PTP_OFFSET_ADJUST_TOTAL", 0x349a8, 0 },
	{ "MAC_PORT_PTP_CFG", 0x349ac, 0 },
		{ "FRZ", 18, 1 },
		{ "OFFSER_ADJUST_SIGN", 17, 1 },
		{ "ADD_OFFSET", 16, 1 },
		{ "CYCLE1", 8, 8 },
		{ "Q", 0, 8 },
	{ "MAC_PORT_MTIP_REVISION", 0x34a00, 0 },
		{ "CUSTREV", 16, 16 },
		{ "VER", 8, 8 },
		{ "REV", 0, 8 },
	{ "MAC_PORT_MTIP_SCRATCH", 0x34a04, 0 },
	{ "MAC_PORT_MTIP_COMMAND_CONFIG", 0x34a08, 0 },
		{ "TX_FLUSH", 22, 1 },
		{ "RX_SFD_ANY", 21, 1 },
		{ "PAUSE_PFC_COMP", 20, 1 },
		{ "PFC_MODE", 19, 1 },
		{ "RS_COL_CNT_EXT", 18, 1 },
		{ "NO_LGTH_CHECK", 17, 1 },
		{ "SEND_IDLE", 16, 1 },
		{ "PHY_TXENA", 15, 1 },
		{ "RX_ERR_DISC", 14, 1 },
		{ "CMD_FRAME_ENA", 13, 1 },
		{ "SW_RESET", 12, 1 },
		{ "TX_PAD_EN", 11, 1 },
		{ "LOOPBACK_EN", 10, 1 },
		{ "TX_ADDR_INS", 9, 1 },
		{ "PAUSE_IGNORE", 8, 1 },
		{ "PAUSE_FWD", 7, 1 },
		{ "CRC_FWD", 6, 1 },
		{ "PAD_EN", 5, 1 },
		{ "PROMIS_EN", 4, 1 },
		{ "WAN_MODE", 3, 1 },
		{ "RX_ENA", 1, 1 },
		{ "TX_ENA", 0, 1 },
	{ "MAC_PORT_MTIP_MAC_ADDR_0", 0x34a0c, 0 },
	{ "MAC_PORT_MTIP_MAC_ADDR_1", 0x34a10, 0 },
	{ "MAC_PORT_MTIP_FRM_LENGTH", 0x34a14, 0 },
	{ "MAC_PORT_MTIP_RX_FIFO_SECTIONS", 0x34a1c, 0 },
		{ "AVAIL", 16, 16 },
		{ "EMPTY", 0, 16 },
	{ "MAC_PORT_MTIP_TX_FIFO_SECTIONS", 0x34a20, 0 },
		{ "AVAIL", 16, 16 },
		{ "EMPTY", 0, 16 },
	{ "MAC_PORT_MTIP_RX_FIFO_ALMOST_F_E", 0x34a24, 0 },
		{ "AlmstFull", 16, 16 },
		{ "AlmstEmpty", 0, 16 },
	{ "MAC_PORT_MTIP_TX_FIFO_ALMOST_F_E", 0x34a28, 0 },
		{ "AlmstFull", 16, 16 },
		{ "AlmstEmpty", 0, 16 },
	{ "MAC_PORT_MTIP_HASHTABLE_LOAD", 0x34a2c, 0 },
		{ "ENABLE", 8, 1 },
		{ "ADDR", 0, 6 },
	{ "MAC_PORT_MTIP_MAC_STATUS", 0x34a40, 0 },
		{ "TS_AVAIL", 3, 1 },
		{ "PHY_LOS", 2, 1 },
		{ "RX_REM_FAULT", 1, 1 },
		{ "RX_LOC_FAULT", 0, 1 },
	{ "MAC_PORT_MTIP_TX_IPG_LENGTH", 0x34a44, 0 },
	{ "MAC_PORT_MTIP_MAC_CREDIT_TRIGGER", 0x34a48, 0 },
	{ "MAC_PORT_MTIP_INIT_CREDIT", 0x34a4c, 0 },
	{ "MAC_PORT_MTIP_CURRENT_CREDIT", 0x34a50, 0 },
	{ "MAC_PORT_RX_PAUSE_STATUS", 0x34a74, 0 },
	{ "MAC_PORT_MTIP_TS_TIMESTAMP", 0x34a7c, 0 },
	{ "MAC_PORT_AFRAMESTRANSMITTEDOK", 0x34a80, 0 },
	{ "MAC_PORT_AFRAMESTRANSMITTEDOKHI", 0x34a84, 0 },
	{ "MAC_PORT_AFRAMESRECEIVEDOK", 0x34a88, 0 },
	{ "MAC_PORT_AFRAMESRECEIVEDOKHI", 0x34a8c, 0 },
	{ "MAC_PORT_AFRAMECHECKSEQUENCEERRORS", 0x34a90, 0 },
	{ "MAC_PORT_AFRAMECHECKSEQUENCEERRORSHI", 0x34a94, 0 },
	{ "MAC_PORT_AALIGNMENTERRORS", 0x34a98, 0 },
	{ "MAC_PORT_AALIGNMENTERRORSHI", 0x34a9c, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESTRANSMITTED", 0x34aa0, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESTRANSMITTEDHI", 0x34aa4, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESRECEIVED", 0x34aa8, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESRECEIVEDHI", 0x34aac, 0 },
	{ "MAC_PORT_AFRAMETOOLONGERRORS", 0x34ab0, 0 },
	{ "MAC_PORT_AFRAMETOOLONGERRORSHI", 0x34ab4, 0 },
	{ "MAC_PORT_AINRANGELENGTHERRORS", 0x34ab8, 0 },
	{ "MAC_PORT_AINRANGELENGTHERRORSHI", 0x34abc, 0 },
	{ "MAC_PORT_VLANTRANSMITTEDOK", 0x34ac0, 0 },
	{ "MAC_PORT_VLANTRANSMITTEDOKHI", 0x34ac4, 0 },
	{ "MAC_PORT_VLANRECEIVEDOK", 0x34ac8, 0 },
	{ "MAC_PORT_VLANRECEIVEDOKHI", 0x34acc, 0 },
	{ "MAC_PORT_AOCTETSTRANSMITTEDOK", 0x34ad0, 0 },
	{ "MAC_PORT_AOCTETSTRANSMITTEDOKHI", 0x34ad4, 0 },
	{ "MAC_PORT_AOCTETSRECEIVEDOK", 0x34ad8, 0 },
	{ "MAC_PORT_AOCTETSRECEIVEDOKHI", 0x34adc, 0 },
	{ "MAC_PORT_IFINUCASTPKTS", 0x34ae0, 0 },
	{ "MAC_PORT_IFINUCASTPKTSHI", 0x34ae4, 0 },
	{ "MAC_PORT_IFINMULTICASTPKTS", 0x34ae8, 0 },
	{ "MAC_PORT_IFINMULTICASTPKTSHI", 0x34aec, 0 },
	{ "MAC_PORT_IFINBROADCASTPKTS", 0x34af0, 0 },
	{ "MAC_PORT_IFINBROADCASTPKTSHI", 0x34af4, 0 },
	{ "MAC_PORT_IFOUTERRORS", 0x34af8, 0 },
	{ "MAC_PORT_IFOUTERRORSHI", 0x34afc, 0 },
	{ "MAC_PORT_IFOUTUCASTPKTS", 0x34b08, 0 },
	{ "MAC_PORT_IFOUTUCASTPKTSHI", 0x34b0c, 0 },
	{ "MAC_PORT_IFOUTMULTICASTPKTS", 0x34b10, 0 },
	{ "MAC_PORT_IFOUTMULTICASTPKTSHI", 0x34b14, 0 },
	{ "MAC_PORT_IFOUTBROADCASTPKTS", 0x34b18, 0 },
	{ "MAC_PORT_IFOUTBROADCASTPKTSHI", 0x34b1c, 0 },
	{ "MAC_PORT_ETHERSTATSDROPEVENTS", 0x34b20, 0 },
	{ "MAC_PORT_ETHERSTATSDROPEVENTSHI", 0x34b24, 0 },
	{ "MAC_PORT_ETHERSTATSOCTETS", 0x34b28, 0 },
	{ "MAC_PORT_ETHERSTATSOCTETSHI", 0x34b2c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS", 0x34b30, 0 },
	{ "MAC_PORT_ETHERSTATSPKTSHI", 0x34b34, 0 },
	{ "MAC_PORT_ETHERSTATSUNDERSIZEPKTS", 0x34b38, 0 },
	{ "MAC_PORT_ETHERSTATSUNDERSIZEPKTSHI", 0x34b3c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS64OCTETS", 0x34b40, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS64OCTETSHI", 0x34b44, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS65TO127OCTETS", 0x34b48, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS65TO127OCTETSHI", 0x34b4c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS128TO255OCTETS", 0x34b50, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS128TO255OCTETSHI", 0x34b54, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS256TO511OCTETS", 0x34b58, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS256TO511OCTETSHI", 0x34b5c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS512TO1023OCTETS", 0x34b60, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS512TO1023OCTETSHI", 0x34b64, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1024TO1518OCTETS", 0x34b68, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1024TO1518OCTETSHI", 0x34b6c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1519TOMAXOCTETS", 0x34b70, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1519TOMAXOCTETSHI", 0x34b74, 0 },
	{ "MAC_PORT_ETHERSTATSOVERSIZEPKTS", 0x34b78, 0 },
	{ "MAC_PORT_ETHERSTATSOVERSIZEPKTSHI", 0x34b7c, 0 },
	{ "MAC_PORT_ETHERSTATSJABBERS", 0x34b80, 0 },
	{ "MAC_PORT_ETHERSTATSJABBERSHI", 0x34b84, 0 },
	{ "MAC_PORT_ETHERSTATSFRAGMENTS", 0x34b88, 0 },
	{ "MAC_PORT_ETHERSTATSFRAGMENTSHI", 0x34b8c, 0 },
	{ "MAC_PORT_IFINERRORS", 0x34b90, 0 },
	{ "MAC_PORT_IFINERRORSHI", 0x34b94, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_0", 0x34b98, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_0HI", 0x34b9c, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_1", 0x34ba0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_1HI", 0x34ba4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_2", 0x34ba8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_2HI", 0x34bac, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_3", 0x34bb0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_3HI", 0x34bb4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_4", 0x34bb8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_4HI", 0x34bbc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_5", 0x34bc0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_5HI", 0x34bc4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_6", 0x34bc8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_6HI", 0x34bcc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_7", 0x34bd0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_7HI", 0x34bd4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_0", 0x34bd8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_0HI", 0x34bdc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_1", 0x34be0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_1HI", 0x34be4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_2", 0x34be8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_2HI", 0x34bec, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_3", 0x34bf0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_3HI", 0x34bf4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_4", 0x34bf8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_4HI", 0x34bfc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_5", 0x34c00, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_5HI", 0x34c04, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_6", 0x34c08, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_6HI", 0x34c0c, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_7", 0x34c10, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_7HI", 0x34c14, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESTRANSMITTED", 0x34c18, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESTRANSMITTEDHI", 0x34c1c, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESRECEIVED", 0x34c20, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESRECEIVEDHI", 0x34c24, 0 },
	{ "MAC_PORT_MTIP_SGMII_CONTROL", 0x34d00, 0 },
		{ "Reset", 15, 1 },
		{ "Loopback", 14, 1 },
		{ "sppedsel1", 13, 1 },
		{ "AN_EN", 12, 1 },
		{ "PWRDWN", 11, 1 },
		{ "Isolate", 10, 1 },
		{ "AN_RESTART", 9, 1 },
		{ "DPLX", 8, 1 },
		{ "CollisionTest", 7, 1 },
		{ "SpeedSel0", 6, 1 },
	{ "MAC_PORT_MTIP_SGMII_STATUS", 0x34d04, 0 },
		{ "100BaseT4", 15, 1 },
		{ "100BaseXFullDplx", 14, 1 },
		{ "100BaseXHalfDplx", 13, 1 },
		{ "10MbpsFullDplx", 12, 1 },
		{ "10MbpsHalfDplx", 11, 1 },
		{ "100BaseT2FullDplx", 10, 1 },
		{ "100BaseT2HalfDplx", 9, 1 },
		{ "ExtdStatus", 8, 1 },
		{ "AN_Complete", 5, 1 },
		{ "SGMII_REM_FAULT", 4, 1 },
		{ "AN_Ability", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "JabberDetect", 1, 1 },
		{ "ExtdCapability", 0, 1 },
	{ "MAC_PORT_MTIP_SGMII_PHY_IDENTIFIER_0", 0x34d08, 0 },
	{ "MAC_PORT_MTIP_SGMII_PHY_IDENTIFIER_1", 0x34d0c, 0 },
	{ "MAC_PORT_MTIP_SGMII_DEV_ABILITY", 0x34d10, 0 },
		{ "NP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "RF2", 13, 1 },
		{ "RF1", 12, 1 },
		{ "PS2", 8, 1 },
		{ "PS1", 7, 1 },
		{ "HD", 6, 1 },
		{ "FD", 5, 1 },
	{ "MAC_PORT_MTIP_SGMII_PARTNER_ABILITY", 0x34d14, 0 },
		{ "CuLinkStatus", 15, 1 },
		{ "ACK", 14, 1 },
		{ "CuDplxStatus", 12, 1 },
		{ "CuSpeed", 10, 2 },
	{ "MAC_PORT_MTIP_SGMII_AN_EXPANSION", 0x34d18, 0 },
		{ "PgRcvd", 1, 1 },
		{ "RealTimePgRcvd", 0, 1 },
	{ "MAC_PORT_MTIP_SGMII_DEVICE_NP", 0x34d1c, 0 },
	{ "MAC_PORT_MTIP_SGMII_PARTNER_NP", 0x34d20, 0 },
	{ "MAC_PORT_MTIP_SGMII_EXTENDED_STATUS", 0x34d3c, 0 },
	{ "MAC_PORT_MTIP_SGMII_LINK_TIMER_LO", 0x34d48, 0 },
	{ "MAC_PORT_MTIP_SGMII_LINK_TIMER_HI", 0x34d4c, 0 },
	{ "MAC_PORT_MTIP_SGMII_IF_MODE", 0x34d50, 0 },
		{ "SGMII_PCS_ENABLE", 5, 1 },
		{ "SGMII_HDUPLEX", 4, 1 },
		{ "SGMII_SPEED", 2, 2 },
		{ "USE_SGMII_AN", 1, 1 },
		{ "SGMII_ENA", 0, 1 },
	{ "MAC_PORT_MTIP_ACT_CTL_SEG", 0x35200, 0 },
	{ "MAC_PORT_MTIP_MODE_CTL_SEG", 0x35204, 0 },
	{ "MAC_PORT_MTIP_TXCLK_CTL_SEG", 0x35208, 0 },
	{ "MAC_PORT_MTIP_TX_PRMBL_CTL_SEG", 0x3520c, 0 },
	{ "MAC_PORT_MTIP_WAN_RS_COL_CNT", 0x35220, 0 },
	{ "MAC_PORT_MTIP_VL_INTVL", 0x35240, 0 },
		{ "VL_INTVL", 1, 1 },
	{ "MAC_PORT_MTIP_MDIO_CFG_STATUS", 0x35600, 0 },
		{ "CLK_DIV", 7, 9 },
		{ "CL45_EN", 6, 1 },
		{ "disable_preamble", 5, 1 },
		{ "mdio_hold_time", 2, 3 },
		{ "mdio_read_err", 1, 1 },
		{ "mdio_busy", 0, 1 },
	{ "MAC_PORT_MTIP_MDIO_COMMAND", 0x35604, 0 },
		{ "read", 15, 1 },
		{ "read_incr", 14, 1 },
		{ "port_addr", 5, 5 },
		{ "dev_addr", 0, 5 },
	{ "MAC_PORT_MTIP_MDIO_DATA", 0x35608, 0 },
		{ "readbusy", 31, 1 },
		{ "data_word", 0, 16 },
	{ "MAC_PORT_MTIP_MDIO_REGADDR", 0x3560c, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_0", 0x35a00, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_1", 0x35a04, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_2", 0x35a08, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_3", 0x35a0c, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_4", 0x35a10, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_5", 0x35a14, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_6", 0x35a18, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_7", 0x35a1c, 0 },
	{ "MAC_PORT_MTIP_PCS_CTL", 0x35e00, 0 },
		{ "RESET", 15, 1 },
		{ "LPBK", 14, 1 },
		{ "SPEED_SEL1", 13, 1 },
		{ "LP_MODE", 11, 1 },
		{ "SPEED_SEL0", 6, 1 },
		{ "SPEED", 2, 4 },
	{ "MAC_PORT_MTIP_PCS_STATUS1", 0x35e04, 0 },
		{ "FaultDet", 7, 1 },
		{ "rx_link_status", 2, 1 },
		{ "LoPwrAbl", 1, 1 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_ID0", 0x35e08, 0 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_ID1", 0x35e0c, 0 },
	{ "MAC_PORT_MTIP_PCS_SPEED_ABILITY", 0x35e10, 0 },
		{ "100G", 8, 1 },
		{ "40G", 7, 1 },
		{ "10BASE_TL", 1, 1 },
		{ "10G", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_PKG1", 0x35e14, 0 },
		{ "TC", 6, 1 },
		{ "DTEXS", 5, 1 },
		{ "PHYXS", 4, 1 },
		{ "PCS", 3, 1 },
		{ "WIS", 2, 1 },
		{ "PMD_PMA", 1, 1 },
		{ "CL22", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_PKG2", 0x35e18, 0 },
		{ "VendDev2", 15, 1 },
		{ "VendDev1", 14, 1 },
		{ "CL22EXT", 13, 1 },
	{ "MAC_PORT_MTIP_PCS_CTL2", 0x35e1c, 0 },
	{ "MAC_PORT_MTIP_PCS_STATUS2", 0x35e20, 0 },
		{ "Device", 15, 1 },
		{ "TxFault", 7, 1 },
		{ "RxFault", 6, 1 },
		{ "100BASE_R", 5, 1 },
		{ "40GBASE_R", 4, 1 },
		{ "10GBASE_T", 3, 1 },
		{ "10GBASE_W", 2, 1 },
		{ "10GBASE_X", 1, 1 },
		{ "10GBASE_R", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_PKG_ID0", 0x35e38, 0 },
	{ "MAC_PORT_MTIP_PCS_PKG_ID1", 0x35e3c, 0 },
	{ "MAC_PORT_MTIP_PCS_BASER_STATUS1", 0x35e80, 0 },
		{ "RxLinkStatus", 12, 1 },
		{ "RESEREVED", 4, 8 },
		{ "10GPRBS9", 3, 1 },
		{ "10GPRBS31", 2, 1 },
		{ "HiBER", 1, 1 },
		{ "blocklock", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_BASER_STATUS2", 0x35e84, 0 },
		{ "blocklockLL", 15, 1 },
		{ "HiBERLH", 14, 1 },
		{ "HiBERCount", 8, 6 },
		{ "ErrBlkCnt", 0, 8 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A", 0x35e88, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A1", 0x35e8c, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A2", 0x35e90, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A3", 0x35e94, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B", 0x35e98, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B1", 0x35e9c, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B2", 0x35ea0, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B3", 0x35ea4, 0 },
	{ "MAC_PORT_MTIP_BASER_TEST_CTRL", 0x35ea8, 0 },
		{ "TXPRBS9", 6, 1 },
		{ "RXPRBS31", 5, 1 },
		{ "TXPRBS31", 4, 1 },
		{ "TxTestPatEn", 3, 1 },
		{ "RxTestPatEn", 2, 1 },
		{ "TestPatSel", 1, 1 },
		{ "DataPatSel", 0, 1 },
	{ "MAC_PORT_MTIP_BASER_TEST_ERR_CNT", 0x35eac, 0 },
	{ "MAC_PORT_MTIP_BER_HIGH_ORDER_CNT", 0x35eb0, 0 },
	{ "MAC_PORT_MTIP_BLK_HIGH_ORDER_CNT", 0x35eb4, 0 },
		{ "HiCountPrsnt", 15, 1 },
		{ "BLOCK_CNT_HI", 0, 14 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS1", 0x35ec8, 0 },
		{ "alignstatus", 12, 1 },
		{ "Lane7", 7, 1 },
		{ "Lane6", 6, 1 },
		{ "Lane5", 5, 1 },
		{ "Lane4", 4, 1 },
		{ "Lane3", 3, 1 },
		{ "Lane2", 2, 1 },
		{ "Lane1", 1, 1 },
		{ "Lane0", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS2", 0x35ecc, 0 },
		{ "Lane19", 11, 1 },
		{ "Lane18", 10, 1 },
		{ "Lane17", 9, 1 },
		{ "Lane16", 8, 1 },
		{ "Lane15", 7, 1 },
		{ "Lane14", 6, 1 },
		{ "Lane13", 5, 1 },
		{ "Lane12", 4, 1 },
		{ "Lane11", 3, 1 },
		{ "Lane10", 2, 1 },
		{ "Lane9", 1, 1 },
		{ "Lane8", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS3", 0x35ed0, 0 },
		{ "AMLOCK7", 7, 1 },
		{ "AMLOCK6", 6, 1 },
		{ "AMLOCK5", 5, 1 },
		{ "AMLOCK4", 4, 1 },
		{ "AMLOCK3", 3, 1 },
		{ "AMLOCK2", 2, 1 },
		{ "AMLOCK1", 1, 1 },
		{ "AMLOCK0", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS4", 0x35ed4, 0 },
		{ "AMLOCK19", 11, 1 },
		{ "AMLOCK18", 10, 1 },
		{ "AMLOCK17", 9, 1 },
		{ "AMLOCK16", 8, 1 },
		{ "AMLOCK15", 7, 1 },
		{ "AMLOCK14", 6, 1 },
		{ "AMLOCK13", 5, 1 },
		{ "AMLOCK12", 4, 1 },
		{ "AMLOCK11", 3, 1 },
		{ "AMLOCK10", 2, 1 },
		{ "AMLOCK9", 1, 1 },
		{ "AMLOCK8", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_0", 0x35f68, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_1", 0x35f6c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_2", 0x35f70, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_3", 0x35f74, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_4", 0x35f78, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_5", 0x35f7c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_6", 0x35f80, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_7", 0x35f84, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_8", 0x35f88, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_9", 0x35f8c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_10", 0x35f90, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_11", 0x35f94, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_12", 0x35f98, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_13", 0x35f9c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_14", 0x35fa0, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_15", 0x35fa4, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_16", 0x35fa8, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_17", 0x35fac, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_18", 0x35fb0, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_19", 0x35fb4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_0", 0x35fb8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_1", 0x35fbc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_2", 0x35fc0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_3", 0x35fc4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_4", 0x35fc8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_5", 0x35fcc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_6", 0x35fd0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_7", 0x35fd4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_8", 0x35fd8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_9", 0x35fdc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_10", 0x35fe0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_11", 0x35fe4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_12", 0x35fe8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_13", 0x35fec, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_14", 0x35ff0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_15", 0x35ff4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_16", 0x35ff8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_17", 0x35ffc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_18", 0x36000, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_19", 0x36004, 0 },
	{ "MAC_PORT_BEAN_CTL", 0x36200, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS", 0x36204, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0", 0x36208, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1", 0x3620c, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2", 0x36210, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0", 0x36214, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1", 0x36218, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2", 0x3621c, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT", 0x36220, 0 },
	{ "MAC_PORT_BEAN_XNP_0", 0x36224, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1", 0x36228, 0 },
	{ "MAC_PORT_BEAN_XNP_2", 0x3622c, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0", 0x36230, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1", 0x36234, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2", 0x36238, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS", 0x3623c, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_BEAN_CTL_LANE1", 0x36240, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS_LANE1", 0x36244, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0_LANE1", 0x36248, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1_LANE1", 0x3624c, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2_LANE1", 0x36250, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0_LANE1", 0x36254, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1_LANE1", 0x36258, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2_LANE1", 0x3625c, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT_LANE1", 0x36260, 0 },
	{ "MAC_PORT_BEAN_XNP_0_LANE1", 0x36264, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1_LANE1", 0x36268, 0 },
	{ "MAC_PORT_BEAN_XNP_2_LANE1", 0x3626c, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0_LANE1", 0x36270, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1_LANE1", 0x36274, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2_LANE1", 0x36278, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS_LANE1", 0x3627c, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_BEAN_CTL_LANE2", 0x36280, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS_LANE2", 0x36284, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0_LANE2", 0x36288, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1_LANE2", 0x3628c, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2_LANE2", 0x36290, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0_LANE2", 0x36294, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1_LANE2", 0x36298, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2_LANE2", 0x3629c, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT_LANE2", 0x362a0, 0 },
	{ "MAC_PORT_BEAN_XNP_0_LANE2", 0x362a4, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1_LANE2", 0x362a8, 0 },
	{ "MAC_PORT_BEAN_XNP_2_LANE2", 0x362ac, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0_LANE2", 0x362b0, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1_LANE2", 0x362b4, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2_LANE2", 0x362b8, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS_LANE2", 0x362bc, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_BEAN_CTL_LANE3", 0x362c0, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS_LANE3", 0x362c4, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0_LANE3", 0x362c8, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1_LANE3", 0x362cc, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2_LANE3", 0x362d0, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0_LANE3", 0x362d4, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1_LANE3", 0x362d8, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2_LANE3", 0x362dc, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT_LANE3", 0x362e0, 0 },
	{ "MAC_PORT_BEAN_XNP_0_LANE3", 0x362e4, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1_LANE3", 0x362e8, 0 },
	{ "MAC_PORT_BEAN_XNP_2_LANE3", 0x362ec, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0_LANE3", 0x362f0, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1_LANE3", 0x362f4, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2_LANE3", 0x362f8, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS_LANE3", 0x362fc, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_FEC_KR_CONTROL", 0x36600, 0 },
		{ "enable_tr", 1, 1 },
		{ "restart_tr", 0, 1 },
	{ "MAC_PORT_FEC_KR_STATUS", 0x36604, 0 },
		{ "fecKRsigdet", 15, 1 },
		{ "train_fail", 3, 1 },
		{ "startup_status", 2, 1 },
		{ "frame_lock", 1, 1 },
		{ "rx_status", 0, 1 },
	{ "MAC_PORT_FEC_KR_LP_COEFF", 0x36608, 0 },
		{ "Preset", 13, 1 },
		{ "Initialize", 12, 1 },
		{ "CP1_UPD", 4, 2 },
		{ "C0_UPD", 2, 2 },
		{ "CN1_UPD", 0, 2 },
	{ "MAC_PORT_FEC_KR_LP_STAT", 0x3660c, 0 },
		{ "rx_ready", 15, 1 },
		{ "CP1_STAT", 4, 2 },
		{ "C0_STAT", 2, 2 },
		{ "CN1_STAT", 0, 2 },
	{ "MAC_PORT_FEC_KR_LD_COEFF", 0x36610, 0 },
		{ "Preset", 13, 1 },
		{ "Initialize", 12, 1 },
		{ "CP1_UPD", 4, 2 },
		{ "C0_UPD", 2, 2 },
		{ "CN1_UPD", 0, 2 },
	{ "MAC_PORT_FEC_KR_LD_STAT", 0x36614, 0 },
		{ "rx_ready", 15, 1 },
		{ "CP1_STAT", 4, 2 },
		{ "C0_STAT", 2, 2 },
		{ "CN1_STAT", 0, 2 },
	{ "MAC_PORT_FEC_ABILITY", 0x36618, 0 },
		{ "fec_ind_ability", 1, 1 },
		{ "ability", 0, 1 },
	{ "MAC_PORT_FEC_CONTROL", 0x3661c, 0 },
		{ "fec_en_err_ind", 1, 1 },
		{ "fec_en", 0, 1 },
	{ "MAC_PORT_FEC_STATUS", 0x36620, 0 },
		{ "FEC_LOCKED_100", 1, 1 },
		{ "FEC_LOCKED", 0, 1 },
	{ "MAC_PORT_FEC_CERR_CNT_0", 0x36624, 0 },
	{ "MAC_PORT_FEC_CERR_CNT_1", 0x36628, 0 },
	{ "MAC_PORT_FEC_NCERR_CNT_0", 0x3662c, 0 },
	{ "MAC_PORT_FEC_NCERR_CNT_1", 0x36630, 0 },
	{ "MAC_PORT_AE_RX_COEF_REQ", 0x36a00, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT", 0x36a04, 0 },
		{ "T5_AE0_RXSTAT_RDY", 15, 1 },
		{ "T5_AE0_RXSTAT_C2", 4, 2 },
		{ "T5_AE0_RXSTAT_C1", 2, 2 },
		{ "T5_AE0_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ", 0x36a08, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT", 0x36a0c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE", 0x36a10, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL", 0x36a14, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL", 0x36a18, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE", 0x36a1c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_RX_COEF_REQ_1", 0x36a20, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT_1", 0x36a24, 0 },
		{ "T5_AE1_RXSTAT_RDY", 15, 1 },
		{ "T5_AE1_RXSTAT_C2", 4, 2 },
		{ "T5_AE1_RXSTAT_C1", 2, 2 },
		{ "T5_AE1_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ_1", 0x36a28, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT_1", 0x36a2c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE_1", 0x36a30, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL_1", 0x36a34, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL_1", 0x36a38, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE_1", 0x36a3c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_RX_COEF_REQ_2", 0x36a40, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT_2", 0x36a44, 0 },
		{ "T5_AE2_RXSTAT_RDY", 15, 1 },
		{ "T5_AE2_RXSTAT_C2", 4, 2 },
		{ "T5_AE2_RXSTAT_C1", 2, 2 },
		{ "T5_AE2_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ_2", 0x36a48, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT_2", 0x36a4c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE_2", 0x36a50, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL_2", 0x36a54, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL_2", 0x36a58, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE_2", 0x36a5c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_RX_COEF_REQ_3", 0x36a60, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT_3", 0x36a64, 0 },
		{ "T5_AE3_RXSTAT_RDY", 15, 1 },
		{ "T5_AE3_RXSTAT_C2", 4, 2 },
		{ "T5_AE3_RXSTAT_C1", 2, 2 },
		{ "T5_AE3_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ_3", 0x36a68, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT_3", 0x36a6c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE_3", 0x36a70, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL_3", 0x36a74, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL_3", 0x36a78, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE_3", 0x36a7c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_TX_DIS", 0x36a80, 0 },
	{ "MAC_PORT_AE_KR_CTRL", 0x36a84, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET", 0x36a88, 0 },
	{ "MAC_PORT_AE_KR_STATUS", 0x36a8c, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AE_TX_DIS_1", 0x36a90, 0 },
	{ "MAC_PORT_AE_KR_CTRL_1", 0x36a94, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET_1", 0x36a98, 0 },
	{ "MAC_PORT_AE_KR_STATUS_1", 0x36a9c, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AE_TX_DIS_2", 0x36aa0, 0 },
	{ "MAC_PORT_AE_KR_CTRL_2", 0x36aa4, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET_2", 0x36aa8, 0 },
	{ "MAC_PORT_AE_KR_STATUS_2", 0x36aac, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AE_TX_DIS_3", 0x36ab0, 0 },
	{ "MAC_PORT_AE_KR_CTRL_3", 0x36ab4, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET_3", 0x36ab8, 0 },
	{ "MAC_PORT_AE_KR_STATUS_3", 0x36abc, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_0", 0x36b00, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_0", 0x36b04, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_0", 0x36b08, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_0", 0x36b0c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_0", 0x36b10, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_1", 0x36b20, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_1", 0x36b24, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_1", 0x36b28, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_1", 0x36b2c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_1", 0x36b30, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_2", 0x36b40, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_2", 0x36b44, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_2", 0x36b48, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_2", 0x36b4c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_2", 0x36b50, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_3", 0x36b60, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_3", 0x36b64, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_3", 0x36b68, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_3", 0x36b6c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_3", 0x36b70, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_ANALOG_TEST_MUX", 0x37814, 0 },
	{ "MAC_PORT_BANDGAP_CONTROL", 0x3782c, 0 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_CONTROL", 0x37880, 0 },
		{ "RCCTL1", 5, 1 },
		{ "RCCTL0", 4, 1 },
		{ "RCAMP1", 3, 1 },
		{ "RCAMP0", 2, 1 },
		{ "RCAMPEN", 1, 1 },
		{ "RCRST", 0, 1 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_STATUS_1", 0x37884, 0 },
		{ "RCERR", 1, 1 },
		{ "RCCOMP", 0, 1 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_STATUS_2", 0x37888, 0 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_STATUS_3", 0x3788c, 0 },
	{ "MAC_PORT_MACRO_TEST_CONTROL_6", 0x378e8, 0 },
		{ "LBIST", 7, 1 },
		{ "LOGICTEST", 6, 1 },
		{ "MAVDHI", 5, 1 },
		{ "AUXEN", 4, 1 },
		{ "JTAGMD", 3, 1 },
		{ "RXACMODE", 2, 1 },
		{ "HSSACJPC", 1, 1 },
		{ "HSSACJAC", 0, 1 },
	{ "MAC_PORT_MACRO_TEST_CONTROL_5", 0x378ec, 0 },
		{ "REFVALIDD", 6, 1 },
		{ "REFVALIDC", 5, 1 },
		{ "REFVALIDB", 4, 1 },
		{ "REFVALIDA", 3, 1 },
		{ "REFSELRESET", 2, 1 },
		{ "SOFTRESET", 1, 1 },
		{ "MACROTEST", 0, 1 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_0", 0x37b00, 0 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_1", 0x37b04, 0 },
		{ "LDET", 4, 1 },
		{ "CCERR", 3, 1 },
		{ "CCCMP", 2, 1 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_2", 0x37b08, 0 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_3", 0x37b0c, 0 },
		{ "FMIN", 3, 1 },
		{ "FMAX", 2, 1 },
		{ "CVHOLD", 1, 1 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_4", 0x37b10, 0 },
		{ "CMETH", 2, 1 },
		{ "RECAL", 1, 1 },
		{ "CCLD", 0, 1 },
	{ "MAC_PORT_PLLA_CHARGE_PUMP_CONTROL", 0x37b28, 0 },
	{ "MAC_PORT_PLLA_PCLK_CONTROL", 0x37b3c, 0 },
		{ "SPEDIV", 3, 5 },
		{ "PCKSEL", 0, 3 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_CONTROL", 0x37b40, 0 },
		{ "EMIL", 2, 1 },
		{ "EMID", 1, 1 },
		{ "EMIS", 0, 1 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_1", 0x37b44, 0 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_2", 0x37b48, 0 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_3", 0x37b4c, 0 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_4", 0x37b50, 0 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_4", 0x37bf0, 0 },
		{ "VBST", 1, 3 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_3", 0x37bf4, 0 },
		{ "RESYNC", 6, 1 },
		{ "RXCLKSEL", 5, 1 },
		{ "FRCBAND", 4, 1 },
		{ "PLLBYP", 3, 1 },
		{ "PDWNP", 2, 1 },
		{ "VCOSEL", 1, 1 },
		{ "DIVSEL8", 0, 1 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_2", 0x37bf8, 0 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_1", 0x37bfc, 0 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_0", 0x37c00, 0 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_1", 0x37c04, 0 },
		{ "LDET", 4, 1 },
		{ "CCERR", 3, 1 },
		{ "CCCMP", 2, 1 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_2", 0x37c08, 0 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_3", 0x37c0c, 0 },
		{ "FMIN", 3, 1 },
		{ "FMAX", 2, 1 },
		{ "CVHOLD", 1, 1 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_4", 0x37c10, 0 },
		{ "CMETH", 2, 1 },
		{ "RECAL", 1, 1 },
		{ "CCLD", 0, 1 },
	{ "MAC_PORT_PLLB_CHARGE_PUMP_CONTROL", 0x37c28, 0 },
	{ "MAC_PORT_PLLB_PCLK_CONTROL", 0x37c3c, 0 },
		{ "SPEDIV", 3, 5 },
		{ "PCKSEL", 0, 3 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_CONTROL", 0x37c40, 0 },
		{ "EMIL", 2, 1 },
		{ "EMID", 1, 1 },
		{ "EMIS", 0, 1 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_1", 0x37c44, 0 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_2", 0x37c48, 0 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_3", 0x37c4c, 0 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_4", 0x37c50, 0 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_4", 0x37cf0, 0 },
		{ "VBST", 1, 3 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_3", 0x37cf4, 0 },
		{ "RESYNC", 6, 1 },
		{ "RXCLKSEL", 5, 1 },
		{ "FRCBAND", 4, 1 },
		{ "PLLBYP", 3, 1 },
		{ "PDWNP", 2, 1 },
		{ "VCOSEL", 1, 1 },
		{ "DIVSEL8", 0, 1 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_2", 0x37cf8, 0 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_1", 0x37cfc, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_CONFIGURATION_MODE", 0x37000, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TEST_CONTROL", 0x37004, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_COEFFICIENT_CONTROL", 0x37008, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DRIVER_MODE_CONTROL", 0x3700c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x37010, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x37014, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x37018, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3701c, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT", 0x37020, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT", 0x37024, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT", 0x37028, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_AMPLITUDE", 0x37030, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_POLARITY", 0x37034, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x37038, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3703c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x37040, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x37044, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x37048, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x37060, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x37064, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x37068, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x37070, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x37074, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x37078, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3707c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x37080, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x37084, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x37088, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_CONTROL", 0x3708c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_OVERRIDE", 0x37090, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_APPLIED", 0x37094, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_TIME_OUT", 0x37098, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AZ_CONTROL", 0x3709c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_4", 0x370f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_3", 0x370f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_2", 0x370f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_1", 0x370fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x34000, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x34008, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x34010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x34018, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x34020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x34028, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x34030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x34038, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x34040, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_CONFIGURATION_MODE", 0x37100, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TEST_CONTROL", 0x37104, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_COEFFICIENT_CONTROL", 0x37108, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DRIVER_MODE_CONTROL", 0x3710c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x37110, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x37114, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x37118, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3711c, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT", 0x37120, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT", 0x37124, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT", 0x37128, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_AMPLITUDE", 0x37130, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_POLARITY", 0x37134, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x37138, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3713c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x37140, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x37144, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x37148, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x37160, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x37164, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x37168, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x37170, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x37174, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x37178, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3717c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x37180, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x37184, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x37188, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_CONTROL", 0x3718c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_OVERRIDE", 0x37190, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_APPLIED", 0x37194, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_TIME_OUT", 0x37198, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AZ_CONTROL", 0x3719c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_4", 0x371f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_3", 0x371f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_2", 0x371f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_1", 0x371fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x34000, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x34008, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x34010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x34018, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x34020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x34028, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x34030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x34038, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x34040, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_CONFIGURATION_MODE", 0x37400, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TEST_CONTROL", 0x37404, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_COEFFICIENT_CONTROL", 0x37408, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DRIVER_MODE_CONTROL", 0x3740c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x37410, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x37414, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x37418, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3741c, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT", 0x37420, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT", 0x37424, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT", 0x37428, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_AMPLITUDE", 0x37430, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_POLARITY", 0x37434, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x37438, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3743c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x37440, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x37444, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x37448, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x37460, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x37464, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x37468, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x37470, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x37474, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x37478, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3747c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x37480, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x37484, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x37488, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_CONTROL", 0x3748c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_OVERRIDE", 0x37490, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_APPLIED", 0x37494, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_TIME_OUT", 0x37498, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AZ_CONTROL", 0x3749c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_4", 0x374f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_3", 0x374f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_2", 0x374f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_1", 0x374fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x34000, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x34008, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x34010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x34018, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x34020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x34028, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x34030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x34038, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x34040, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_CONFIGURATION_MODE", 0x37500, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TEST_CONTROL", 0x37504, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_COEFFICIENT_CONTROL", 0x37508, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DRIVER_MODE_CONTROL", 0x3750c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x37510, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x37514, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x37518, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3751c, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT", 0x37520, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT", 0x37524, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT", 0x37528, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_AMPLITUDE", 0x37530, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_POLARITY", 0x37534, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x37538, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3753c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x37540, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x37544, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x37548, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x37560, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x37564, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x37568, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x37570, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x37574, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x37578, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3757c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x37580, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x37584, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x37588, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_CONTROL", 0x3758c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_OVERRIDE", 0x37590, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_APPLIED", 0x37594, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_TIME_OUT", 0x37598, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AZ_CONTROL", 0x3759c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_4", 0x375f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_3", 0x375f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_2", 0x375f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_1", 0x375fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x34000, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x34008, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x34010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x34018, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x34020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x34028, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x34030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x34038, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x34040, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_CONFIGURATION_MODE", 0x37900, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TEST_CONTROL", 0x37904, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_COEFFICIENT_CONTROL", 0x37908, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DRIVER_MODE_CONTROL", 0x3790c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x37910, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x37914, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x37918, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3791c, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT", 0x37920, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT", 0x37924, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT", 0x37928, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AMPLITUDE", 0x37930, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_POLARITY", 0x37934, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x37938, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3793c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x37940, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x37944, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x37948, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x37960, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x37964, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x37968, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x37970, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x37974, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x37978, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3797c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x37980, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x37984, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x37988, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_CONTROL", 0x3798c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_OVERRIDE", 0x37990, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_APPLIED", 0x37994, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_TIME_OUT", 0x37998, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AZ_CONTROL", 0x3799c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_4", 0x379f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_3", 0x379f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_2", 0x379f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_1", 0x379fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x34000, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x34008, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x34010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x34018, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x34020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x34028, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x34030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x34038, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x34040, 0 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_CONFIGURATION_MODE", 0x37200, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_TEST_CONTROL", 0x37204, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_CONTROL", 0x37208, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_OFFSET_CONTROL", 0x3720c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_POSITION_1", 0x37210, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_POSITION_2", 0x37214, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x37218, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3721c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKA_DFE_CONTROL", 0x37220, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_SAMPLE_SNAPSHOT_1", 0x37224, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKA_DFE_SAMPLE_SNAPSHOT_2", 0x37228, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_1", 0x3722c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_2", 0x37230, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_3", 0x37234, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DQCC_CONTROL_1", 0x37238, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DQCC_CONTROL_3", 0x37240, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DACAP_AND_DACAN", 0x37248, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DACA_MIN_AND_DACAZ", 0x3724c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_ADAC_CONTROL", 0x37250, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3725c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x37260, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x37264, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x37270, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DYNAMIC_DATA_CENTERING_DDC", 0x37274, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_INTERNAL_STATUS", 0x37278, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_FUNCTION_CONTROL_1", 0x3727c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_FUNCTION_CONTROL_2", 0x37280, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_EVN1_EVN2", 0x37284, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_ODD1_ODD2", 0x37288, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_EVN3_EVN4", 0x3728c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_ODD3_ODD4", 0x37290, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_E0_AND_E1_OFFSET", 0x37294, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_LOFF_CONTROL", 0x37298, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_SIGDET_CONTROL", 0x3729c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_ANALOG_CONTROL_SWITCH", 0x372a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKA_INTEGRATOR_DAC_OFFSET", 0x372a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_CONTROL", 0x372a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS", 0x372ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x372b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x372b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x372b8, 0 },
	{ "MAC_PORT_RX_LINKA_DFE_TAP_ENABLE", 0x372c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKA_DFE_H1", 0x372c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_H2", 0x372c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKA_DFE_H3", 0x372cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H4", 0x372d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H5", 0x372d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H6_AND_H7", 0x372d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H8_AND_H9", 0x372dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H10_AND_H11", 0x372e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H12", 0x372e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_MACRO_TEST_CONTROL_2", 0x372f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_MACRO_TEST_CONTROL_1", 0x372fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_CONFIGURATION_MODE", 0x37300, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_TEST_CONTROL", 0x37304, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_CONTROL", 0x37308, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_OFFSET_CONTROL", 0x3730c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_POSITION_1", 0x37310, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_POSITION_2", 0x37314, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x37318, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3731c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKB_DFE_CONTROL", 0x37320, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_SAMPLE_SNAPSHOT_1", 0x37324, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKB_DFE_SAMPLE_SNAPSHOT_2", 0x37328, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_1", 0x3732c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_2", 0x37330, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_3", 0x37334, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DQCC_CONTROL_1", 0x37338, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DQCC_CONTROL_3", 0x37340, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DACAP_AND_DACAN", 0x37348, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DACA_MIN_AND_DACAZ", 0x3734c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_ADAC_CONTROL", 0x37350, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3735c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x37360, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x37364, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x37370, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DYNAMIC_DATA_CENTERING_DDC", 0x37374, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_INTERNAL_STATUS", 0x37378, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_FUNCTION_CONTROL_1", 0x3737c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_FUNCTION_CONTROL_2", 0x37380, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_EVN1_EVN2", 0x37384, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_ODD1_ODD2", 0x37388, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_EVN3_EVN4", 0x3738c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_ODD3_ODD4", 0x37390, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_E0_AND_E1_OFFSET", 0x37394, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_LOFF_CONTROL", 0x37398, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_SIGDET_CONTROL", 0x3739c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_ANALOG_CONTROL_SWITCH", 0x373a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKB_INTEGRATOR_DAC_OFFSET", 0x373a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_CONTROL", 0x373a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS", 0x373ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x373b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x373b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x373b8, 0 },
	{ "MAC_PORT_RX_LINKB_DFE_TAP_ENABLE", 0x373c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKB_DFE_H1", 0x373c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_H2", 0x373c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKB_DFE_H3", 0x373cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H4", 0x373d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H5", 0x373d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H6_AND_H7", 0x373d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H8_AND_H9", 0x373dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H10_AND_H11", 0x373e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H12", 0x373e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_MACRO_TEST_CONTROL_2", 0x373f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_MACRO_TEST_CONTROL_1", 0x373fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_CONFIGURATION_MODE", 0x37600, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_TEST_CONTROL", 0x37604, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_CONTROL", 0x37608, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_OFFSET_CONTROL", 0x3760c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_POSITION_1", 0x37610, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_POSITION_2", 0x37614, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x37618, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3761c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKC_DFE_CONTROL", 0x37620, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_SAMPLE_SNAPSHOT_1", 0x37624, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKC_DFE_SAMPLE_SNAPSHOT_2", 0x37628, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_1", 0x3762c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_2", 0x37630, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_3", 0x37634, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DQCC_CONTROL_1", 0x37638, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DQCC_CONTROL_3", 0x37640, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DACAP_AND_DACAN", 0x37648, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DACA_MIN_AND_DACAZ", 0x3764c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_ADAC_CONTROL", 0x37650, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3765c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x37660, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x37664, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x37670, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DYNAMIC_DATA_CENTERING_DDC", 0x37674, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_INTERNAL_STATUS", 0x37678, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_FUNCTION_CONTROL_1", 0x3767c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_FUNCTION_CONTROL_2", 0x37680, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_EVN1_EVN2", 0x37684, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_ODD1_ODD2", 0x37688, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_EVN3_EVN4", 0x3768c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_ODD3_ODD4", 0x37690, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_E0_AND_E1_OFFSET", 0x37694, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_LOFF_CONTROL", 0x37698, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_SIGDET_CONTROL", 0x3769c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_ANALOG_CONTROL_SWITCH", 0x376a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKC_INTEGRATOR_DAC_OFFSET", 0x376a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_CONTROL", 0x376a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS", 0x376ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x376b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x376b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x376b8, 0 },
	{ "MAC_PORT_RX_LINKC_DFE_TAP_ENABLE", 0x376c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKC_DFE_H1", 0x376c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_H2", 0x376c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKC_DFE_H3", 0x376cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H4", 0x376d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H5", 0x376d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H6_AND_H7", 0x376d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H8_AND_H9", 0x376dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H10_AND_H11", 0x376e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H12", 0x376e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_MACRO_TEST_CONTROL_2", 0x376f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_MACRO_TEST_CONTROL_1", 0x376fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_CONFIGURATION_MODE", 0x37700, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_TEST_CONTROL", 0x37704, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_CONTROL", 0x37708, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_OFFSET_CONTROL", 0x3770c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_POSITION_1", 0x37710, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_POSITION_2", 0x37714, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x37718, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3771c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKD_DFE_CONTROL", 0x37720, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_SAMPLE_SNAPSHOT_1", 0x37724, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKD_DFE_SAMPLE_SNAPSHOT_2", 0x37728, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_1", 0x3772c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_2", 0x37730, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_3", 0x37734, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DQCC_CONTROL_1", 0x37738, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DQCC_CONTROL_3", 0x37740, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DACAP_AND_DACAN", 0x37748, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DACA_MIN_AND_DACAZ", 0x3774c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_ADAC_CONTROL", 0x37750, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3775c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x37760, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x37764, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x37770, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DYNAMIC_DATA_CENTERING_DDC", 0x37774, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_INTERNAL_STATUS", 0x37778, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_FUNCTION_CONTROL_1", 0x3777c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_FUNCTION_CONTROL_2", 0x37780, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_EVN1_EVN2", 0x37784, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_ODD1_ODD2", 0x37788, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_EVN3_EVN4", 0x3778c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_ODD3_ODD4", 0x37790, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_E0_AND_E1_OFFSET", 0x37794, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_LOFF_CONTROL", 0x37798, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_SIGDET_CONTROL", 0x3779c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_ANALOG_CONTROL_SWITCH", 0x377a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKD_INTEGRATOR_DAC_OFFSET", 0x377a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_CONTROL", 0x377a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS", 0x377ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x377b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x377b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x377b8, 0 },
	{ "MAC_PORT_RX_LINKD_DFE_TAP_ENABLE", 0x377c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKD_DFE_H1", 0x377c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_H2", 0x377c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKD_DFE_H3", 0x377cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H4", 0x377d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H5", 0x377d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H6_AND_H7", 0x377d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H8_AND_H9", 0x377dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H10_AND_H11", 0x377e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H12", 0x377e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_MACRO_TEST_CONTROL_2", 0x377f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_MACRO_TEST_CONTROL_1", 0x377fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_CONFIGURATION_MODE", 0x37a00, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_TEST_CONTROL", 0x37a04, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_CONTROL", 0x37a08, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_OFFSET_CONTROL", 0x37a0c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_POSITION_1", 0x37a10, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_POSITION_2", 0x37a14, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x37a18, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x37a1c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_CONTROL", 0x37a20, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_SAMPLE_SNAPSHOT_1", 0x37a24, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_SAMPLE_SNAPSHOT_2", 0x37a28, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_1", 0x37a2c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_2", 0x37a30, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_3", 0x37a34, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DQCC_CONTROL_1", 0x37a38, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DQCC_CONTROL_3", 0x37a40, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DACAP_AND_DACAN", 0x37a48, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DACA_MIN_AND_DACAZ", 0x37a4c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_ADAC_CONTROL", 0x37a50, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x37a5c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x37a60, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x37a64, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x37a70, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DYNAMIC_DATA_CENTERING_DDC", 0x37a74, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_INTERNAL_STATUS", 0x37a78, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_FUNCTION_CONTROL_1", 0x37a7c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_FUNCTION_CONTROL_2", 0x37a80, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_EVN1_EVN2", 0x37a84, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_ODD1_ODD2", 0x37a88, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_EVN3_EVN4", 0x37a8c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_ODD3_ODD4", 0x37a90, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_E0_AND_E1_OFFSET", 0x37a94, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_LOFF_CONTROL", 0x37a98, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_SIGDET_CONTROL", 0x37a9c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_ANALOG_CONTROL_SWITCH", 0x37aa0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINK_BCST_INTEGRATOR_DAC_OFFSET", 0x37aa4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_CONTROL", 0x37aa8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS", 0x37aac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x37ab0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x37ab4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x37ab8, 0 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_TAP_ENABLE", 0x37ac0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1", 0x37ac4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H2", 0x37ac8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H3", 0x37acc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H4", 0x37ad0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H5", 0x37ad4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H6_AND_H7", 0x37ad8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H8_AND_H9", 0x37adc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H10_AND_H11", 0x37ae0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H12", 0x37ae4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_MACRO_TEST_CONTROL_2", 0x37af8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_MACRO_TEST_CONTROL_1", 0x37afc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_CFG", 0x38800, 0 },
		{ "MAC_Clk_Sel", 29, 3 },
		{ "SinkTx", 27, 1 },
		{ "SinkTxOnLinkDown", 26, 1 },
		{ "LoopNoFwd", 24, 1 },
		{ "Smux_Rx_Loop", 19, 1 },
		{ "Rx_Lane_Swap", 18, 1 },
		{ "Tx_Lane_Swap", 17, 1 },
		{ "Signal_Det", 14, 1 },
		{ "SmuxTxSel", 9, 1 },
		{ "SmuxRxSel", 8, 1 },
		{ "PortSpeed", 4, 2 },
		{ "Rx_Byte_Swap", 3, 1 },
		{ "Tx_Byte_Swap", 2, 1 },
		{ "Port_Sel", 0, 1 },
	{ "MAC_PORT_RESET_CTRL", 0x38804, 0 },
		{ "TWGDSK_HSSC16B", 31, 1 },
		{ "EEE_RESET", 30, 1 },
		{ "PTP_TIMER", 29, 1 },
		{ "MtipRefReset", 28, 1 },
		{ "MtipTxffReset", 27, 1 },
		{ "MtipRxffReset", 26, 1 },
		{ "MtipRegReset", 25, 1 },
		{ "AEC3Reset", 23, 1 },
		{ "AEC2Reset", 22, 1 },
		{ "AEC1Reset", 21, 1 },
		{ "AEC0Reset", 20, 1 },
		{ "AET3Reset", 19, 1 },
		{ "AET2Reset", 18, 1 },
		{ "AET1Reset", 17, 1 },
		{ "AET0Reset", 16, 1 },
		{ "TXIF_Reset", 12, 1 },
		{ "RXIF_Reset", 11, 1 },
		{ "AuxExt_Reset", 10, 1 },
		{ "MtipSd3TxRst", 9, 1 },
		{ "MtipSd2TxRst", 8, 1 },
		{ "MtipSd1TxRst", 7, 1 },
		{ "MtipSd0TxRst", 6, 1 },
		{ "MtipSd3RxRst", 5, 1 },
		{ "MtipSd2RxRst", 4, 1 },
		{ "MtipSd1RxRst", 3, 1 },
		{ "WOL_Reset", 2, 1 },
		{ "MtipSd0RxRst", 1, 1 },
		{ "HSS_Reset", 0, 1 },
	{ "MAC_PORT_LED_CFG", 0x38808, 0 },
		{ "Led1_Cfg", 5, 3 },
		{ "Led1_Polarity_Inv", 4, 1 },
		{ "Led0_Cfg", 1, 3 },
		{ "Led0_Polarity_Inv", 0, 1 },
	{ "MAC_PORT_LED_COUNTHI", 0x3880c, 0 },
	{ "MAC_PORT_LED_COUNTLO", 0x38810, 0 },
	{ "MAC_PORT_CFG3", 0x38814, 0 },
		{ "FPGA_PTP_PORT", 26, 2 },
		{ "FCSDisCtrl", 25, 1 },
		{ "SigDetCtrl", 24, 1 },
		{ "tx_lane", 23, 1 },
		{ "rx_lane", 22, 1 },
		{ "se_clr", 21, 1 },
		{ "an_ena", 17, 4 },
		{ "sd_rx_clk_ena", 13, 4 },
		{ "sd_tx_clk_ena", 9, 4 },
		{ "SGMIISEL", 8, 1 },
		{ "HSSPLLSEL", 4, 4 },
		{ "HSSC16C20SEL", 0, 4 },
	{ "MAC_PORT_CFG2", 0x38818, 0 },
		{ "Rx_Polarity_Inv", 28, 4 },
		{ "Tx_Polarity_Inv", 24, 4 },
		{ "InstanceNum", 22, 2 },
		{ "StopOnPerr", 21, 1 },
		{ "PatEn", 18, 1 },
		{ "MagicEn", 17, 1 },
		{ "T5_AEC_PMA_TX_READY", 4, 4 },
		{ "T5_AEC_PMA_RX_READY", 0, 4 },
	{ "MAC_PORT_PKT_COUNT", 0x3881c, 0 },
		{ "tx_sop_count", 24, 8 },
		{ "tx_eop_count", 16, 8 },
		{ "rx_sop_count", 8, 8 },
		{ "rx_eop_count", 0, 8 },
	{ "MAC_PORT_CFG4", 0x38820, 0 },
		{ "AEC3_RX_WIDTH", 14, 2 },
		{ "AEC2_RX_WIDTH", 12, 2 },
		{ "AEC1_RX_WIDTH", 10, 2 },
		{ "AEC0_RX_WIDTH", 8, 2 },
		{ "AEC3_TX_WIDTH", 6, 2 },
		{ "AEC2_TX_WIDTH", 4, 2 },
		{ "AEC1_TX_WIDTH", 2, 2 },
		{ "AEC0_TX_WIDTH", 0, 2 },
	{ "MAC_PORT_MAGIC_MACID_LO", 0x38824, 0 },
	{ "MAC_PORT_MAGIC_MACID_HI", 0x38828, 0 },
	{ "MAC_PORT_LINK_STATUS", 0x38834, 0 },
		{ "an_done", 6, 1 },
		{ "align_done", 5, 1 },
		{ "block_lock", 4, 1 },
		{ "remflt", 3, 1 },
		{ "locflt", 2, 1 },
		{ "linkup", 1, 1 },
		{ "linkdn", 0, 1 },
	{ "MAC_PORT_EPIO_DATA0", 0x388c0, 0 },
	{ "MAC_PORT_EPIO_DATA1", 0x388c4, 0 },
	{ "MAC_PORT_EPIO_DATA2", 0x388c8, 0 },
	{ "MAC_PORT_EPIO_DATA3", 0x388cc, 0 },
	{ "MAC_PORT_EPIO_OP", 0x388d0, 0 },
		{ "Busy", 31, 1 },
		{ "Write", 8, 1 },
		{ "Address", 0, 8 },
	{ "MAC_PORT_WOL_STATUS", 0x388d4, 0 },
		{ "MagicDetected", 31, 1 },
		{ "PatDetected", 30, 1 },
		{ "ClearMagic", 4, 1 },
		{ "ClearMatch", 3, 1 },
		{ "MatchedFilter", 0, 3 },
	{ "MAC_PORT_INT_EN", 0x388d8, 0 },
		{ "tx_ts_avail", 29, 1 },
		{ "PatDetWake", 26, 1 },
		{ "MagicWake", 25, 1 },
		{ "SigDetChg", 24, 1 },
		{ "AE_Train_Local", 22, 1 },
		{ "HSSPLL_LOCK", 21, 1 },
		{ "HSSPRT_READY", 20, 1 },
		{ "AutoNeg_Done", 19, 1 },
		{ "PCS_Link_Good", 12, 1 },
		{ "PCS_Link_Fail", 11, 1 },
		{ "RxFifoOverFlow", 10, 1 },
		{ "HSSPRBSErr", 9, 1 },
		{ "HSSEyeQual", 8, 1 },
		{ "RemoteFault", 7, 1 },
		{ "LocalFault", 6, 1 },
		{ "MAC_Link_Down", 5, 1 },
		{ "MAC_Link_Up", 4, 1 },
		{ "an_page_rcvd", 2, 1 },
		{ "TxFifo_prty_err", 1, 1 },
		{ "RxFifo_prty_err", 0, 1 },
	{ "MAC_PORT_INT_CAUSE", 0x388dc, 0 },
		{ "tx_ts_avail", 29, 1 },
		{ "PatDetWake", 26, 1 },
		{ "MagicWake", 25, 1 },
		{ "SigDetChg", 24, 1 },
		{ "AE_Train_Local", 22, 1 },
		{ "HSSPLL_LOCK", 21, 1 },
		{ "HSSPRT_READY", 20, 1 },
		{ "AutoNeg_Done", 19, 1 },
		{ "PCS_Link_Good", 12, 1 },
		{ "PCS_Link_Fail", 11, 1 },
		{ "RxFifoOverFlow", 10, 1 },
		{ "HSSPRBSErr", 9, 1 },
		{ "HSSEyeQual", 8, 1 },
		{ "RemoteFault", 7, 1 },
		{ "LocalFault", 6, 1 },
		{ "MAC_Link_Down", 5, 1 },
		{ "MAC_Link_Up", 4, 1 },
		{ "an_page_rcvd", 2, 1 },
		{ "TxFifo_prty_err", 1, 1 },
		{ "RxFifo_prty_err", 0, 1 },
	{ "MAC_PORT_PERR_INT_EN", 0x388e0, 0 },
		{ "Perr_pkt_ram", 24, 1 },
		{ "Perr_mask_ram", 23, 1 },
		{ "Perr_crc_ram", 22, 1 },
		{ "rx_dff_seg0", 21, 1 },
		{ "rx_sff_seg0", 20, 1 },
		{ "rx_dff_mac10", 19, 1 },
		{ "rx_sff_mac10", 18, 1 },
		{ "tx_dff_seg0", 17, 1 },
		{ "tx_sff_seg0", 16, 1 },
		{ "tx_dff_mac10", 15, 1 },
		{ "tx_sff_mac10", 14, 1 },
		{ "rx_stats", 13, 1 },
		{ "tx_stats", 12, 1 },
		{ "Perr3_rx_mix", 11, 1 },
		{ "Perr3_rx_sd", 10, 1 },
		{ "Perr3_tx", 9, 1 },
		{ "Perr2_rx_mix", 8, 1 },
		{ "Perr2_rx_sd", 7, 1 },
		{ "Perr2_tx", 6, 1 },
		{ "Perr1_rx_mix", 5, 1 },
		{ "Perr1_rx_sd", 4, 1 },
		{ "Perr1_tx", 3, 1 },
		{ "Perr0_rx_mix", 2, 1 },
		{ "Perr0_rx_sd", 1, 1 },
		{ "Perr0_tx", 0, 1 },
	{ "MAC_PORT_PERR_INT_CAUSE", 0x388e4, 0 },
		{ "Perr_pkt_ram", 24, 1 },
		{ "Perr_mask_ram", 23, 1 },
		{ "Perr_crc_ram", 22, 1 },
		{ "rx_dff_seg0", 21, 1 },
		{ "rx_sff_seg0", 20, 1 },
		{ "rx_dff_mac10", 19, 1 },
		{ "rx_sff_mac10", 18, 1 },
		{ "tx_dff_seg0", 17, 1 },
		{ "tx_sff_seg0", 16, 1 },
		{ "tx_dff_mac10", 15, 1 },
		{ "tx_sff_mac10", 14, 1 },
		{ "rx_stats", 13, 1 },
		{ "tx_stats", 12, 1 },
		{ "Perr3_rx_mix", 11, 1 },
		{ "Perr3_rx_sd", 10, 1 },
		{ "Perr3_tx", 9, 1 },
		{ "Perr2_rx_mix", 8, 1 },
		{ "Perr2_rx_sd", 7, 1 },
		{ "Perr2_tx", 6, 1 },
		{ "Perr1_rx_mix", 5, 1 },
		{ "Perr1_rx_sd", 4, 1 },
		{ "Perr1_tx", 3, 1 },
		{ "Perr0_rx_mix", 2, 1 },
		{ "Perr0_rx_sd", 1, 1 },
		{ "Perr0_tx", 0, 1 },
	{ "MAC_PORT_PERR_ENABLE", 0x388e8, 0 },
		{ "Perr_pkt_ram", 24, 1 },
		{ "Perr_mask_ram", 23, 1 },
		{ "Perr_crc_ram", 22, 1 },
		{ "rx_dff_seg0", 21, 1 },
		{ "rx_sff_seg0", 20, 1 },
		{ "rx_dff_mac10", 19, 1 },
		{ "rx_sff_mac10", 18, 1 },
		{ "tx_dff_seg0", 17, 1 },
		{ "tx_sff_seg0", 16, 1 },
		{ "tx_dff_mac10", 15, 1 },
		{ "tx_sff_mac10", 14, 1 },
		{ "rx_stats", 13, 1 },
		{ "tx_stats", 12, 1 },
		{ "Perr3_rx_mix", 11, 1 },
		{ "Perr3_rx_sd", 10, 1 },
		{ "Perr3_tx", 9, 1 },
		{ "Perr2_rx_mix", 8, 1 },
		{ "Perr2_rx_sd", 7, 1 },
		{ "Perr2_tx", 6, 1 },
		{ "Perr1_rx_mix", 5, 1 },
		{ "Perr1_rx_sd", 4, 1 },
		{ "Perr1_tx", 3, 1 },
		{ "Perr0_rx_mix", 2, 1 },
		{ "Perr0_rx_sd", 1, 1 },
		{ "Perr0_tx", 0, 1 },
	{ "MAC_PORT_PERR_INJECT", 0x388ec, 0 },
		{ "MemSel", 1, 5 },
		{ "InjectDataErr", 0, 1 },
	{ "MAC_PORT_HSS_CFG0", 0x388f0, 0 },
		{ "TXDTS", 31, 1 },
		{ "TXCTS", 30, 1 },
		{ "TXBTS", 29, 1 },
		{ "TXATS", 28, 1 },
		{ "TXDOBS", 27, 1 },
		{ "TXCOBS", 26, 1 },
		{ "TXBOBS", 25, 1 },
		{ "TXAOBS", 24, 1 },
		{ "HSSREFCLKVALIDA", 20, 1 },
		{ "HSSREFCLKVALIDB", 19, 1 },
		{ "HSSRESYNCA", 18, 1 },
		{ "HSSAVDHI", 17, 1 },
		{ "HSSRESYNCB", 16, 1 },
		{ "HSSRECCALA", 15, 1 },
		{ "HSSRXACMODE", 14, 1 },
		{ "HSSRECCALB", 13, 1 },
		{ "HSSPLLBYPA", 12, 1 },
		{ "HSSPLLBYPB", 11, 1 },
		{ "HSSPDWNPLLA", 10, 1 },
		{ "HSSPDWNPLLB", 9, 1 },
		{ "HSSVCOSELA", 8, 1 },
		{ "HSSVCOSELB", 7, 1 },
		{ "HSSCALCOMP", 6, 1 },
		{ "HSSCALENAB", 5, 1 },
		{ "HSSEXTC16SEL", 4, 1 },
	{ "MAC_PORT_HSS_CFG1", 0x388f4, 0 },
		{ "RXACONFIGSEL", 30, 2 },
		{ "RXAQUIET", 29, 1 },
		{ "RXAREFRESH", 28, 1 },
		{ "RXBCONFIGSEL", 26, 2 },
		{ "RXBQUIET", 25, 1 },
		{ "RXBREFRESH", 24, 1 },
		{ "RXCCONFIGSEL", 22, 2 },
		{ "RXCQUIET", 21, 1 },
		{ "RXCREFRESH", 20, 1 },
		{ "RXDCONFIGSEL", 18, 2 },
		{ "RXDQUIET", 17, 1 },
		{ "RXDREFRESH", 16, 1 },
		{ "TXACONFIGSEL", 14, 2 },
		{ "TXAQUIET", 13, 1 },
		{ "TXAREFRESH", 12, 1 },
		{ "TXBCONFIGSEL", 10, 2 },
		{ "TXBQUIET", 9, 1 },
		{ "TXBREFRESH", 8, 1 },
		{ "TXCCONFIGSEL", 6, 2 },
		{ "TXCQUIET", 5, 1 },
		{ "TXCREFRESH", 4, 1 },
		{ "TXDCONFIGSEL", 2, 2 },
		{ "TXDQUIET", 1, 1 },
		{ "TXDREFRESH", 0, 1 },
	{ "MAC_PORT_HSS_CFG2", 0x388f8, 0 },
		{ "RXAASSTCLK", 31, 1 },
		{ "T5RXAPRBSRST", 30, 1 },
		{ "RXBASSTCLK", 29, 1 },
		{ "T5RXBPRBSRST", 28, 1 },
		{ "RXCASSTCLK", 27, 1 },
		{ "T5RXCPRBSRST", 26, 1 },
		{ "RXDASSTCLK", 25, 1 },
		{ "T5RXDPRBSRST", 24, 1 },
		{ "RXDDATASYNC", 23, 1 },
		{ "RXCDATASYNC", 22, 1 },
		{ "RXBDATASYNC", 21, 1 },
		{ "RXADATASYNC", 20, 1 },
		{ "RXDEARLYIN", 19, 1 },
		{ "RXDLATEIN", 18, 1 },
		{ "RXDPHSLOCK", 17, 1 },
		{ "RXDPHSDNIN", 16, 1 },
		{ "RXDPHSUPIN", 15, 1 },
		{ "RXCEARLYIN", 14, 1 },
		{ "RXCLATEIN", 13, 1 },
		{ "RXCPHSLOCK", 12, 1 },
		{ "RXCPHSDNIN", 11, 1 },
		{ "RXCPHSUPIN", 10, 1 },
		{ "RXBEARLYIN", 9, 1 },
		{ "RXBLATEIN", 8, 1 },
		{ "RXBPHSLOCK", 7, 1 },
		{ "RXBPHSDNIN", 6, 1 },
		{ "RXBPHSUPIN", 5, 1 },
		{ "RXAEARLYIN", 4, 1 },
		{ "RXALATEIN", 3, 1 },
		{ "RXAPHSLOCK", 2, 1 },
		{ "RXAPHSDNIN", 1, 1 },
		{ "RXAPHSUPIN", 0, 1 },
	{ "MAC_PORT_HSS_CFG3", 0x388fc, 0 },
		{ "HSSCALSSTN", 25, 3 },
		{ "HSSCALSSTP", 22, 3 },
		{ "HSSVBOOSTDIVB", 19, 3 },
		{ "HSSVBOOSTDIVA", 16, 3 },
		{ "HSSPLLCONFIGB", 8, 8 },
		{ "HSSPLLCONFIGA", 0, 8 },
	{ "MAC_PORT_HSS_CFG4", 0x38900, 0 },
		{ "HSSDIVSELA", 9, 9 },
		{ "HSSDIVSELB", 0, 9 },
	{ "MAC_PORT_HSS_STATUS", 0x38904, 0 },
		{ "RXDPRBSSYNC", 15, 1 },
		{ "RXCPRBSSYNC", 14, 1 },
		{ "RXBPRBSSYNC", 13, 1 },
		{ "RXAPRBSSYNC", 12, 1 },
		{ "RXDPRBSERR", 11, 1 },
		{ "RXCPRBSERR", 10, 1 },
		{ "RXBPRBSERR", 9, 1 },
		{ "RXAPRBSERR", 8, 1 },
		{ "RXDSIGDET", 7, 1 },
		{ "RXCSIGDET", 6, 1 },
		{ "RXBSIGDET", 5, 1 },
		{ "RXASIGDET", 4, 1 },
		{ "HSSPLLLOCKB", 3, 1 },
		{ "HSSPLLLOCKA", 2, 1 },
		{ "HSSPRTREADYB", 1, 1 },
		{ "HSSPRTREADYA", 0, 1 },
	{ "MAC_PORT_HSS_EEE_STATUS", 0x38908, 0 },
		{ "RXAQUIET_STATUS", 15, 1 },
		{ "RXAREFRESH_STATUS", 14, 1 },
		{ "RXBQUIET_STATUS", 13, 1 },
		{ "RXBREFRESH_STATUS", 12, 1 },
		{ "RXCQUIET_STATUS", 11, 1 },
		{ "RXCREFRESH_STATUS", 10, 1 },
		{ "RXDQUIET_STATUS", 9, 1 },
		{ "RXDREFRESH_STATUS", 8, 1 },
		{ "TXAQUIET_STATUS", 7, 1 },
		{ "TXAREFRESH_STATUS", 6, 1 },
		{ "TXBQUIET_STATUS", 5, 1 },
		{ "TXBREFRESH_STATUS", 4, 1 },
		{ "TXCQUIET_STATUS", 3, 1 },
		{ "TXCREFRESH_STATUS", 2, 1 },
		{ "TXDQUIET_STATUS", 1, 1 },
		{ "TXDREFRESH_STATUS", 0, 1 },
	{ "MAC_PORT_HSS_SIGDET_STATUS", 0x3890c, 0 },
	{ "MAC_PORT_HSS_PL_CTL", 0x38910, 0 },
		{ "TOV", 16, 8 },
		{ "TSU", 8, 8 },
		{ "IPW", 0, 8 },
	{ "MAC_PORT_RUNT_FRAME", 0x38914, 0 },
		{ "runtclear", 16, 1 },
		{ "runt", 0, 16 },
	{ "MAC_PORT_EEE_STATUS", 0x38918, 0 },
		{ "eee_tx_10g_state", 10, 2 },
		{ "eee_rx_10g_state", 8, 2 },
		{ "eee_tx_1g_state", 6, 2 },
		{ "eee_rx_1g_state", 4, 2 },
		{ "pma_rx_refresh", 3, 1 },
		{ "pma_rx_quiet", 2, 1 },
		{ "pma_tx_refresh", 1, 1 },
		{ "pma_tx_quiet", 0, 1 },
	{ "MAC_PORT_CGEN", 0x3891c, 0 },
		{ "CGEN", 8, 1 },
		{ "sd7_CGEN", 7, 1 },
		{ "sd6_CGEN", 6, 1 },
		{ "sd5_CGEN", 5, 1 },
		{ "sd4_CGEN", 4, 1 },
		{ "sd3_CGEN", 3, 1 },
		{ "sd2_CGEN", 2, 1 },
		{ "sd1_CGEN", 1, 1 },
		{ "sd0_CGEN", 0, 1 },
	{ "MAC_PORT_CGEN_MTIP", 0x38920, 0 },
		{ "MACSEG5_CGEN", 11, 1 },
		{ "PCSSEG5_CGEN", 10, 1 },
		{ "MACSEG4_CGEN", 9, 1 },
		{ "PCSSEG4_CGEN", 8, 1 },
		{ "MACSEG3_CGEN", 7, 1 },
		{ "PCSSEG3_CGEN", 6, 1 },
		{ "MACSEG2_CGEN", 5, 1 },
		{ "PCSSEG2_CGEN", 4, 1 },
		{ "MACSEG1_CGEN", 3, 1 },
		{ "PCSSEG1_CGEN", 2, 1 },
		{ "MACSEG0_CGEN", 1, 1 },
		{ "PCSSEG0_CGEN", 0, 1 },
	{ "MAC_PORT_TX_TS_ID", 0x38924, 0 },
	{ "MAC_PORT_TX_TS_VAL_LO", 0x38928, 0 },
	{ "MAC_PORT_TX_TS_VAL_HI", 0x3892c, 0 },
	{ "MAC_PORT_EEE_CTL", 0x38930, 0 },
		{ "EEE_CTRL", 2, 30 },
		{ "TICK_START", 1, 1 },
		{ "En", 0, 1 },
	{ "MAC_PORT_EEE_TX_CTL", 0x38934, 0 },
		{ "WAKE_TIMER", 16, 16 },
		{ "HSS_TIMER", 5, 4 },
		{ "HSS_CTL", 4, 1 },
		{ "LPI_ACTIVE", 3, 1 },
		{ "LPI_TXHOLD", 2, 1 },
		{ "LPI_REQ", 1, 1 },
		{ "EEE_TX_RESET", 0, 1 },
	{ "MAC_PORT_EEE_RX_CTL", 0x38938, 0 },
		{ "WAKE_TIMER", 16, 16 },
		{ "HSS_TIMER", 5, 4 },
		{ "HSS_CTL", 4, 1 },
		{ "LPI_IND", 1, 1 },
		{ "EEE_RX_RESET", 0, 1 },
	{ "MAC_PORT_EEE_TX_10G_SLEEP_TIMER", 0x3893c, 0 },
	{ "MAC_PORT_EEE_TX_10G_QUIET_TIMER", 0x38940, 0 },
	{ "MAC_PORT_EEE_TX_10G_WAKE_TIMER", 0x38944, 0 },
	{ "MAC_PORT_EEE_TX_1G_SLEEP_TIMER", 0x38948, 0 },
	{ "MAC_PORT_EEE_TX_1G_QUIET_TIMER", 0x3894c, 0 },
	{ "MAC_PORT_EEE_TX_1G_REFRESH_TIMER", 0x38950, 0 },
	{ "MAC_PORT_EEE_RX_10G_QUIET_TIMER", 0x38954, 0 },
	{ "MAC_PORT_EEE_RX_10G_WAKE_TIMER", 0x38958, 0 },
	{ "MAC_PORT_EEE_RX_10G_WF_TIMER", 0x3895c, 0 },
	{ "MAC_PORT_EEE_RX_1G_QUIET_TIMER", 0x38960, 0 },
	{ "MAC_PORT_EEE_RX_1G_WAKE_TIMER", 0x38964, 0 },
	{ "MAC_PORT_EEE_WF_COUNT", 0x38968, 0 },
		{ "wake_cnt_clr", 16, 1 },
		{ "wake_cnt", 0, 16 },
	{ "MAC_PORT_PTP_TIMER_RD0_LO", 0x3896c, 0 },
	{ "MAC_PORT_PTP_TIMER_RD0_HI", 0x38970, 0 },
	{ "MAC_PORT_PTP_TIMER_RD1_LO", 0x38974, 0 },
	{ "MAC_PORT_PTP_TIMER_RD1_HI", 0x38978, 0 },
	{ "MAC_PORT_PTP_TIMER_WR_LO", 0x3897c, 0 },
	{ "MAC_PORT_PTP_TIMER_WR_HI", 0x38980, 0 },
	{ "MAC_PORT_PTP_TIMER_OFFSET_0", 0x38984, 0 },
	{ "MAC_PORT_PTP_TIMER_OFFSET_1", 0x38988, 0 },
	{ "MAC_PORT_PTP_TIMER_OFFSET_2", 0x3898c, 0 },
	{ "MAC_PORT_PTP_SUM_LO", 0x38990, 0 },
	{ "MAC_PORT_PTP_SUM_HI", 0x38994, 0 },
	{ "MAC_PORT_PTP_TIMER_INCR0", 0x38998, 0 },
		{ "Y", 16, 16 },
		{ "X", 0, 16 },
	{ "MAC_PORT_PTP_TIMER_INCR1", 0x3899c, 0 },
		{ "Y_TICK", 16, 16 },
		{ "X_TICK", 0, 16 },
	{ "MAC_PORT_PTP_DRIFT_ADJUST_COUNT", 0x389a0, 0 },
	{ "MAC_PORT_PTP_OFFSET_ADJUST_FINE", 0x389a4, 0 },
		{ "B", 16, 16 },
		{ "A", 0, 16 },
	{ "MAC_PORT_PTP_OFFSET_ADJUST_TOTAL", 0x389a8, 0 },
	{ "MAC_PORT_PTP_CFG", 0x389ac, 0 },
		{ "FRZ", 18, 1 },
		{ "OFFSER_ADJUST_SIGN", 17, 1 },
		{ "ADD_OFFSET", 16, 1 },
		{ "CYCLE1", 8, 8 },
		{ "Q", 0, 8 },
	{ "MAC_PORT_MTIP_REVISION", 0x38a00, 0 },
		{ "CUSTREV", 16, 16 },
		{ "VER", 8, 8 },
		{ "REV", 0, 8 },
	{ "MAC_PORT_MTIP_SCRATCH", 0x38a04, 0 },
	{ "MAC_PORT_MTIP_COMMAND_CONFIG", 0x38a08, 0 },
		{ "TX_FLUSH", 22, 1 },
		{ "RX_SFD_ANY", 21, 1 },
		{ "PAUSE_PFC_COMP", 20, 1 },
		{ "PFC_MODE", 19, 1 },
		{ "RS_COL_CNT_EXT", 18, 1 },
		{ "NO_LGTH_CHECK", 17, 1 },
		{ "SEND_IDLE", 16, 1 },
		{ "PHY_TXENA", 15, 1 },
		{ "RX_ERR_DISC", 14, 1 },
		{ "CMD_FRAME_ENA", 13, 1 },
		{ "SW_RESET", 12, 1 },
		{ "TX_PAD_EN", 11, 1 },
		{ "LOOPBACK_EN", 10, 1 },
		{ "TX_ADDR_INS", 9, 1 },
		{ "PAUSE_IGNORE", 8, 1 },
		{ "PAUSE_FWD", 7, 1 },
		{ "CRC_FWD", 6, 1 },
		{ "PAD_EN", 5, 1 },
		{ "PROMIS_EN", 4, 1 },
		{ "WAN_MODE", 3, 1 },
		{ "RX_ENA", 1, 1 },
		{ "TX_ENA", 0, 1 },
	{ "MAC_PORT_MTIP_MAC_ADDR_0", 0x38a0c, 0 },
	{ "MAC_PORT_MTIP_MAC_ADDR_1", 0x38a10, 0 },
	{ "MAC_PORT_MTIP_FRM_LENGTH", 0x38a14, 0 },
	{ "MAC_PORT_MTIP_RX_FIFO_SECTIONS", 0x38a1c, 0 },
		{ "AVAIL", 16, 16 },
		{ "EMPTY", 0, 16 },
	{ "MAC_PORT_MTIP_TX_FIFO_SECTIONS", 0x38a20, 0 },
		{ "AVAIL", 16, 16 },
		{ "EMPTY", 0, 16 },
	{ "MAC_PORT_MTIP_RX_FIFO_ALMOST_F_E", 0x38a24, 0 },
		{ "AlmstFull", 16, 16 },
		{ "AlmstEmpty", 0, 16 },
	{ "MAC_PORT_MTIP_TX_FIFO_ALMOST_F_E", 0x38a28, 0 },
		{ "AlmstFull", 16, 16 },
		{ "AlmstEmpty", 0, 16 },
	{ "MAC_PORT_MTIP_HASHTABLE_LOAD", 0x38a2c, 0 },
		{ "ENABLE", 8, 1 },
		{ "ADDR", 0, 6 },
	{ "MAC_PORT_MTIP_MAC_STATUS", 0x38a40, 0 },
		{ "TS_AVAIL", 3, 1 },
		{ "PHY_LOS", 2, 1 },
		{ "RX_REM_FAULT", 1, 1 },
		{ "RX_LOC_FAULT", 0, 1 },
	{ "MAC_PORT_MTIP_TX_IPG_LENGTH", 0x38a44, 0 },
	{ "MAC_PORT_MTIP_MAC_CREDIT_TRIGGER", 0x38a48, 0 },
	{ "MAC_PORT_MTIP_INIT_CREDIT", 0x38a4c, 0 },
	{ "MAC_PORT_MTIP_CURRENT_CREDIT", 0x38a50, 0 },
	{ "MAC_PORT_RX_PAUSE_STATUS", 0x38a74, 0 },
	{ "MAC_PORT_MTIP_TS_TIMESTAMP", 0x38a7c, 0 },
	{ "MAC_PORT_AFRAMESTRANSMITTEDOK", 0x38a80, 0 },
	{ "MAC_PORT_AFRAMESTRANSMITTEDOKHI", 0x38a84, 0 },
	{ "MAC_PORT_AFRAMESRECEIVEDOK", 0x38a88, 0 },
	{ "MAC_PORT_AFRAMESRECEIVEDOKHI", 0x38a8c, 0 },
	{ "MAC_PORT_AFRAMECHECKSEQUENCEERRORS", 0x38a90, 0 },
	{ "MAC_PORT_AFRAMECHECKSEQUENCEERRORSHI", 0x38a94, 0 },
	{ "MAC_PORT_AALIGNMENTERRORS", 0x38a98, 0 },
	{ "MAC_PORT_AALIGNMENTERRORSHI", 0x38a9c, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESTRANSMITTED", 0x38aa0, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESTRANSMITTEDHI", 0x38aa4, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESRECEIVED", 0x38aa8, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESRECEIVEDHI", 0x38aac, 0 },
	{ "MAC_PORT_AFRAMETOOLONGERRORS", 0x38ab0, 0 },
	{ "MAC_PORT_AFRAMETOOLONGERRORSHI", 0x38ab4, 0 },
	{ "MAC_PORT_AINRANGELENGTHERRORS", 0x38ab8, 0 },
	{ "MAC_PORT_AINRANGELENGTHERRORSHI", 0x38abc, 0 },
	{ "MAC_PORT_VLANTRANSMITTEDOK", 0x38ac0, 0 },
	{ "MAC_PORT_VLANTRANSMITTEDOKHI", 0x38ac4, 0 },
	{ "MAC_PORT_VLANRECEIVEDOK", 0x38ac8, 0 },
	{ "MAC_PORT_VLANRECEIVEDOKHI", 0x38acc, 0 },
	{ "MAC_PORT_AOCTETSTRANSMITTEDOK", 0x38ad0, 0 },
	{ "MAC_PORT_AOCTETSTRANSMITTEDOKHI", 0x38ad4, 0 },
	{ "MAC_PORT_AOCTETSRECEIVEDOK", 0x38ad8, 0 },
	{ "MAC_PORT_AOCTETSRECEIVEDOKHI", 0x38adc, 0 },
	{ "MAC_PORT_IFINUCASTPKTS", 0x38ae0, 0 },
	{ "MAC_PORT_IFINUCASTPKTSHI", 0x38ae4, 0 },
	{ "MAC_PORT_IFINMULTICASTPKTS", 0x38ae8, 0 },
	{ "MAC_PORT_IFINMULTICASTPKTSHI", 0x38aec, 0 },
	{ "MAC_PORT_IFINBROADCASTPKTS", 0x38af0, 0 },
	{ "MAC_PORT_IFINBROADCASTPKTSHI", 0x38af4, 0 },
	{ "MAC_PORT_IFOUTERRORS", 0x38af8, 0 },
	{ "MAC_PORT_IFOUTERRORSHI", 0x38afc, 0 },
	{ "MAC_PORT_IFOUTUCASTPKTS", 0x38b08, 0 },
	{ "MAC_PORT_IFOUTUCASTPKTSHI", 0x38b0c, 0 },
	{ "MAC_PORT_IFOUTMULTICASTPKTS", 0x38b10, 0 },
	{ "MAC_PORT_IFOUTMULTICASTPKTSHI", 0x38b14, 0 },
	{ "MAC_PORT_IFOUTBROADCASTPKTS", 0x38b18, 0 },
	{ "MAC_PORT_IFOUTBROADCASTPKTSHI", 0x38b1c, 0 },
	{ "MAC_PORT_ETHERSTATSDROPEVENTS", 0x38b20, 0 },
	{ "MAC_PORT_ETHERSTATSDROPEVENTSHI", 0x38b24, 0 },
	{ "MAC_PORT_ETHERSTATSOCTETS", 0x38b28, 0 },
	{ "MAC_PORT_ETHERSTATSOCTETSHI", 0x38b2c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS", 0x38b30, 0 },
	{ "MAC_PORT_ETHERSTATSPKTSHI", 0x38b34, 0 },
	{ "MAC_PORT_ETHERSTATSUNDERSIZEPKTS", 0x38b38, 0 },
	{ "MAC_PORT_ETHERSTATSUNDERSIZEPKTSHI", 0x38b3c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS64OCTETS", 0x38b40, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS64OCTETSHI", 0x38b44, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS65TO127OCTETS", 0x38b48, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS65TO127OCTETSHI", 0x38b4c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS128TO255OCTETS", 0x38b50, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS128TO255OCTETSHI", 0x38b54, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS256TO511OCTETS", 0x38b58, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS256TO511OCTETSHI", 0x38b5c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS512TO1023OCTETS", 0x38b60, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS512TO1023OCTETSHI", 0x38b64, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1024TO1518OCTETS", 0x38b68, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1024TO1518OCTETSHI", 0x38b6c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1519TOMAXOCTETS", 0x38b70, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1519TOMAXOCTETSHI", 0x38b74, 0 },
	{ "MAC_PORT_ETHERSTATSOVERSIZEPKTS", 0x38b78, 0 },
	{ "MAC_PORT_ETHERSTATSOVERSIZEPKTSHI", 0x38b7c, 0 },
	{ "MAC_PORT_ETHERSTATSJABBERS", 0x38b80, 0 },
	{ "MAC_PORT_ETHERSTATSJABBERSHI", 0x38b84, 0 },
	{ "MAC_PORT_ETHERSTATSFRAGMENTS", 0x38b88, 0 },
	{ "MAC_PORT_ETHERSTATSFRAGMENTSHI", 0x38b8c, 0 },
	{ "MAC_PORT_IFINERRORS", 0x38b90, 0 },
	{ "MAC_PORT_IFINERRORSHI", 0x38b94, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_0", 0x38b98, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_0HI", 0x38b9c, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_1", 0x38ba0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_1HI", 0x38ba4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_2", 0x38ba8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_2HI", 0x38bac, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_3", 0x38bb0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_3HI", 0x38bb4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_4", 0x38bb8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_4HI", 0x38bbc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_5", 0x38bc0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_5HI", 0x38bc4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_6", 0x38bc8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_6HI", 0x38bcc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_7", 0x38bd0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_7HI", 0x38bd4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_0", 0x38bd8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_0HI", 0x38bdc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_1", 0x38be0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_1HI", 0x38be4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_2", 0x38be8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_2HI", 0x38bec, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_3", 0x38bf0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_3HI", 0x38bf4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_4", 0x38bf8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_4HI", 0x38bfc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_5", 0x38c00, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_5HI", 0x38c04, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_6", 0x38c08, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_6HI", 0x38c0c, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_7", 0x38c10, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_7HI", 0x38c14, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESTRANSMITTED", 0x38c18, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESTRANSMITTEDHI", 0x38c1c, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESRECEIVED", 0x38c20, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESRECEIVEDHI", 0x38c24, 0 },
	{ "MAC_PORT_MTIP_SGMII_CONTROL", 0x38d00, 0 },
		{ "Reset", 15, 1 },
		{ "Loopback", 14, 1 },
		{ "sppedsel1", 13, 1 },
		{ "AN_EN", 12, 1 },
		{ "PWRDWN", 11, 1 },
		{ "Isolate", 10, 1 },
		{ "AN_RESTART", 9, 1 },
		{ "DPLX", 8, 1 },
		{ "CollisionTest", 7, 1 },
		{ "SpeedSel0", 6, 1 },
	{ "MAC_PORT_MTIP_SGMII_STATUS", 0x38d04, 0 },
		{ "100BaseT4", 15, 1 },
		{ "100BaseXFullDplx", 14, 1 },
		{ "100BaseXHalfDplx", 13, 1 },
		{ "10MbpsFullDplx", 12, 1 },
		{ "10MbpsHalfDplx", 11, 1 },
		{ "100BaseT2FullDplx", 10, 1 },
		{ "100BaseT2HalfDplx", 9, 1 },
		{ "ExtdStatus", 8, 1 },
		{ "AN_Complete", 5, 1 },
		{ "SGMII_REM_FAULT", 4, 1 },
		{ "AN_Ability", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "JabberDetect", 1, 1 },
		{ "ExtdCapability", 0, 1 },
	{ "MAC_PORT_MTIP_SGMII_PHY_IDENTIFIER_0", 0x38d08, 0 },
	{ "MAC_PORT_MTIP_SGMII_PHY_IDENTIFIER_1", 0x38d0c, 0 },
	{ "MAC_PORT_MTIP_SGMII_DEV_ABILITY", 0x38d10, 0 },
		{ "NP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "RF2", 13, 1 },
		{ "RF1", 12, 1 },
		{ "PS2", 8, 1 },
		{ "PS1", 7, 1 },
		{ "HD", 6, 1 },
		{ "FD", 5, 1 },
	{ "MAC_PORT_MTIP_SGMII_PARTNER_ABILITY", 0x38d14, 0 },
		{ "CuLinkStatus", 15, 1 },
		{ "ACK", 14, 1 },
		{ "CuDplxStatus", 12, 1 },
		{ "CuSpeed", 10, 2 },
	{ "MAC_PORT_MTIP_SGMII_AN_EXPANSION", 0x38d18, 0 },
		{ "PgRcvd", 1, 1 },
		{ "RealTimePgRcvd", 0, 1 },
	{ "MAC_PORT_MTIP_SGMII_DEVICE_NP", 0x38d1c, 0 },
	{ "MAC_PORT_MTIP_SGMII_PARTNER_NP", 0x38d20, 0 },
	{ "MAC_PORT_MTIP_SGMII_EXTENDED_STATUS", 0x38d3c, 0 },
	{ "MAC_PORT_MTIP_SGMII_LINK_TIMER_LO", 0x38d48, 0 },
	{ "MAC_PORT_MTIP_SGMII_LINK_TIMER_HI", 0x38d4c, 0 },
	{ "MAC_PORT_MTIP_SGMII_IF_MODE", 0x38d50, 0 },
		{ "SGMII_PCS_ENABLE", 5, 1 },
		{ "SGMII_HDUPLEX", 4, 1 },
		{ "SGMII_SPEED", 2, 2 },
		{ "USE_SGMII_AN", 1, 1 },
		{ "SGMII_ENA", 0, 1 },
	{ "MAC_PORT_MTIP_ACT_CTL_SEG", 0x39200, 0 },
	{ "MAC_PORT_MTIP_MODE_CTL_SEG", 0x39204, 0 },
	{ "MAC_PORT_MTIP_TXCLK_CTL_SEG", 0x39208, 0 },
	{ "MAC_PORT_MTIP_TX_PRMBL_CTL_SEG", 0x3920c, 0 },
	{ "MAC_PORT_MTIP_WAN_RS_COL_CNT", 0x39220, 0 },
	{ "MAC_PORT_MTIP_VL_INTVL", 0x39240, 0 },
		{ "VL_INTVL", 1, 1 },
	{ "MAC_PORT_MTIP_MDIO_CFG_STATUS", 0x39600, 0 },
		{ "CLK_DIV", 7, 9 },
		{ "CL45_EN", 6, 1 },
		{ "disable_preamble", 5, 1 },
		{ "mdio_hold_time", 2, 3 },
		{ "mdio_read_err", 1, 1 },
		{ "mdio_busy", 0, 1 },
	{ "MAC_PORT_MTIP_MDIO_COMMAND", 0x39604, 0 },
		{ "read", 15, 1 },
		{ "read_incr", 14, 1 },
		{ "port_addr", 5, 5 },
		{ "dev_addr", 0, 5 },
	{ "MAC_PORT_MTIP_MDIO_DATA", 0x39608, 0 },
		{ "readbusy", 31, 1 },
		{ "data_word", 0, 16 },
	{ "MAC_PORT_MTIP_MDIO_REGADDR", 0x3960c, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_0", 0x39a00, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_1", 0x39a04, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_2", 0x39a08, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_3", 0x39a0c, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_4", 0x39a10, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_5", 0x39a14, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_6", 0x39a18, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_7", 0x39a1c, 0 },
	{ "MAC_PORT_MTIP_PCS_CTL", 0x39e00, 0 },
		{ "RESET", 15, 1 },
		{ "LPBK", 14, 1 },
		{ "SPEED_SEL1", 13, 1 },
		{ "LP_MODE", 11, 1 },
		{ "SPEED_SEL0", 6, 1 },
		{ "SPEED", 2, 4 },
	{ "MAC_PORT_MTIP_PCS_STATUS1", 0x39e04, 0 },
		{ "FaultDet", 7, 1 },
		{ "rx_link_status", 2, 1 },
		{ "LoPwrAbl", 1, 1 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_ID0", 0x39e08, 0 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_ID1", 0x39e0c, 0 },
	{ "MAC_PORT_MTIP_PCS_SPEED_ABILITY", 0x39e10, 0 },
		{ "100G", 8, 1 },
		{ "40G", 7, 1 },
		{ "10BASE_TL", 1, 1 },
		{ "10G", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_PKG1", 0x39e14, 0 },
		{ "TC", 6, 1 },
		{ "DTEXS", 5, 1 },
		{ "PHYXS", 4, 1 },
		{ "PCS", 3, 1 },
		{ "WIS", 2, 1 },
		{ "PMD_PMA", 1, 1 },
		{ "CL22", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_PKG2", 0x39e18, 0 },
		{ "VendDev2", 15, 1 },
		{ "VendDev1", 14, 1 },
		{ "CL22EXT", 13, 1 },
	{ "MAC_PORT_MTIP_PCS_CTL2", 0x39e1c, 0 },
	{ "MAC_PORT_MTIP_PCS_STATUS2", 0x39e20, 0 },
		{ "Device", 15, 1 },
		{ "TxFault", 7, 1 },
		{ "RxFault", 6, 1 },
		{ "100BASE_R", 5, 1 },
		{ "40GBASE_R", 4, 1 },
		{ "10GBASE_T", 3, 1 },
		{ "10GBASE_W", 2, 1 },
		{ "10GBASE_X", 1, 1 },
		{ "10GBASE_R", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_PKG_ID0", 0x39e38, 0 },
	{ "MAC_PORT_MTIP_PCS_PKG_ID1", 0x39e3c, 0 },
	{ "MAC_PORT_MTIP_PCS_BASER_STATUS1", 0x39e80, 0 },
		{ "RxLinkStatus", 12, 1 },
		{ "RESEREVED", 4, 8 },
		{ "10GPRBS9", 3, 1 },
		{ "10GPRBS31", 2, 1 },
		{ "HiBER", 1, 1 },
		{ "blocklock", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_BASER_STATUS2", 0x39e84, 0 },
		{ "blocklockLL", 15, 1 },
		{ "HiBERLH", 14, 1 },
		{ "HiBERCount", 8, 6 },
		{ "ErrBlkCnt", 0, 8 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A", 0x39e88, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A1", 0x39e8c, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A2", 0x39e90, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A3", 0x39e94, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B", 0x39e98, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B1", 0x39e9c, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B2", 0x39ea0, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B3", 0x39ea4, 0 },
	{ "MAC_PORT_MTIP_BASER_TEST_CTRL", 0x39ea8, 0 },
		{ "TXPRBS9", 6, 1 },
		{ "RXPRBS31", 5, 1 },
		{ "TXPRBS31", 4, 1 },
		{ "TxTestPatEn", 3, 1 },
		{ "RxTestPatEn", 2, 1 },
		{ "TestPatSel", 1, 1 },
		{ "DataPatSel", 0, 1 },
	{ "MAC_PORT_MTIP_BASER_TEST_ERR_CNT", 0x39eac, 0 },
	{ "MAC_PORT_MTIP_BER_HIGH_ORDER_CNT", 0x39eb0, 0 },
	{ "MAC_PORT_MTIP_BLK_HIGH_ORDER_CNT", 0x39eb4, 0 },
		{ "HiCountPrsnt", 15, 1 },
		{ "BLOCK_CNT_HI", 0, 14 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS1", 0x39ec8, 0 },
		{ "alignstatus", 12, 1 },
		{ "Lane7", 7, 1 },
		{ "Lane6", 6, 1 },
		{ "Lane5", 5, 1 },
		{ "Lane4", 4, 1 },
		{ "Lane3", 3, 1 },
		{ "Lane2", 2, 1 },
		{ "Lane1", 1, 1 },
		{ "Lane0", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS2", 0x39ecc, 0 },
		{ "Lane19", 11, 1 },
		{ "Lane18", 10, 1 },
		{ "Lane17", 9, 1 },
		{ "Lane16", 8, 1 },
		{ "Lane15", 7, 1 },
		{ "Lane14", 6, 1 },
		{ "Lane13", 5, 1 },
		{ "Lane12", 4, 1 },
		{ "Lane11", 3, 1 },
		{ "Lane10", 2, 1 },
		{ "Lane9", 1, 1 },
		{ "Lane8", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS3", 0x39ed0, 0 },
		{ "AMLOCK7", 7, 1 },
		{ "AMLOCK6", 6, 1 },
		{ "AMLOCK5", 5, 1 },
		{ "AMLOCK4", 4, 1 },
		{ "AMLOCK3", 3, 1 },
		{ "AMLOCK2", 2, 1 },
		{ "AMLOCK1", 1, 1 },
		{ "AMLOCK0", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS4", 0x39ed4, 0 },
		{ "AMLOCK19", 11, 1 },
		{ "AMLOCK18", 10, 1 },
		{ "AMLOCK17", 9, 1 },
		{ "AMLOCK16", 8, 1 },
		{ "AMLOCK15", 7, 1 },
		{ "AMLOCK14", 6, 1 },
		{ "AMLOCK13", 5, 1 },
		{ "AMLOCK12", 4, 1 },
		{ "AMLOCK11", 3, 1 },
		{ "AMLOCK10", 2, 1 },
		{ "AMLOCK9", 1, 1 },
		{ "AMLOCK8", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_0", 0x39f68, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_1", 0x39f6c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_2", 0x39f70, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_3", 0x39f74, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_4", 0x39f78, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_5", 0x39f7c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_6", 0x39f80, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_7", 0x39f84, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_8", 0x39f88, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_9", 0x39f8c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_10", 0x39f90, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_11", 0x39f94, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_12", 0x39f98, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_13", 0x39f9c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_14", 0x39fa0, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_15", 0x39fa4, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_16", 0x39fa8, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_17", 0x39fac, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_18", 0x39fb0, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_19", 0x39fb4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_0", 0x39fb8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_1", 0x39fbc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_2", 0x39fc0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_3", 0x39fc4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_4", 0x39fc8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_5", 0x39fcc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_6", 0x39fd0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_7", 0x39fd4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_8", 0x39fd8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_9", 0x39fdc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_10", 0x39fe0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_11", 0x39fe4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_12", 0x39fe8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_13", 0x39fec, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_14", 0x39ff0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_15", 0x39ff4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_16", 0x39ff8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_17", 0x39ffc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_18", 0x3a000, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_19", 0x3a004, 0 },
	{ "MAC_PORT_BEAN_CTL", 0x3a200, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS", 0x3a204, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0", 0x3a208, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1", 0x3a20c, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2", 0x3a210, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0", 0x3a214, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1", 0x3a218, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2", 0x3a21c, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT", 0x3a220, 0 },
	{ "MAC_PORT_BEAN_XNP_0", 0x3a224, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1", 0x3a228, 0 },
	{ "MAC_PORT_BEAN_XNP_2", 0x3a22c, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0", 0x3a230, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1", 0x3a234, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2", 0x3a238, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS", 0x3a23c, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_BEAN_CTL_LANE1", 0x3a240, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS_LANE1", 0x3a244, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0_LANE1", 0x3a248, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1_LANE1", 0x3a24c, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2_LANE1", 0x3a250, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0_LANE1", 0x3a254, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1_LANE1", 0x3a258, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2_LANE1", 0x3a25c, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT_LANE1", 0x3a260, 0 },
	{ "MAC_PORT_BEAN_XNP_0_LANE1", 0x3a264, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1_LANE1", 0x3a268, 0 },
	{ "MAC_PORT_BEAN_XNP_2_LANE1", 0x3a26c, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0_LANE1", 0x3a270, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1_LANE1", 0x3a274, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2_LANE1", 0x3a278, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS_LANE1", 0x3a27c, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_BEAN_CTL_LANE2", 0x3a280, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS_LANE2", 0x3a284, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0_LANE2", 0x3a288, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1_LANE2", 0x3a28c, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2_LANE2", 0x3a290, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0_LANE2", 0x3a294, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1_LANE2", 0x3a298, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2_LANE2", 0x3a29c, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT_LANE2", 0x3a2a0, 0 },
	{ "MAC_PORT_BEAN_XNP_0_LANE2", 0x3a2a4, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1_LANE2", 0x3a2a8, 0 },
	{ "MAC_PORT_BEAN_XNP_2_LANE2", 0x3a2ac, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0_LANE2", 0x3a2b0, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1_LANE2", 0x3a2b4, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2_LANE2", 0x3a2b8, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS_LANE2", 0x3a2bc, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_BEAN_CTL_LANE3", 0x3a2c0, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS_LANE3", 0x3a2c4, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0_LANE3", 0x3a2c8, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1_LANE3", 0x3a2cc, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2_LANE3", 0x3a2d0, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0_LANE3", 0x3a2d4, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1_LANE3", 0x3a2d8, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2_LANE3", 0x3a2dc, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT_LANE3", 0x3a2e0, 0 },
	{ "MAC_PORT_BEAN_XNP_0_LANE3", 0x3a2e4, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1_LANE3", 0x3a2e8, 0 },
	{ "MAC_PORT_BEAN_XNP_2_LANE3", 0x3a2ec, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0_LANE3", 0x3a2f0, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1_LANE3", 0x3a2f4, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2_LANE3", 0x3a2f8, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS_LANE3", 0x3a2fc, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_FEC_KR_CONTROL", 0x3a600, 0 },
		{ "enable_tr", 1, 1 },
		{ "restart_tr", 0, 1 },
	{ "MAC_PORT_FEC_KR_STATUS", 0x3a604, 0 },
		{ "fecKRsigdet", 15, 1 },
		{ "train_fail", 3, 1 },
		{ "startup_status", 2, 1 },
		{ "frame_lock", 1, 1 },
		{ "rx_status", 0, 1 },
	{ "MAC_PORT_FEC_KR_LP_COEFF", 0x3a608, 0 },
		{ "Preset", 13, 1 },
		{ "Initialize", 12, 1 },
		{ "CP1_UPD", 4, 2 },
		{ "C0_UPD", 2, 2 },
		{ "CN1_UPD", 0, 2 },
	{ "MAC_PORT_FEC_KR_LP_STAT", 0x3a60c, 0 },
		{ "rx_ready", 15, 1 },
		{ "CP1_STAT", 4, 2 },
		{ "C0_STAT", 2, 2 },
		{ "CN1_STAT", 0, 2 },
	{ "MAC_PORT_FEC_KR_LD_COEFF", 0x3a610, 0 },
		{ "Preset", 13, 1 },
		{ "Initialize", 12, 1 },
		{ "CP1_UPD", 4, 2 },
		{ "C0_UPD", 2, 2 },
		{ "CN1_UPD", 0, 2 },
	{ "MAC_PORT_FEC_KR_LD_STAT", 0x3a614, 0 },
		{ "rx_ready", 15, 1 },
		{ "CP1_STAT", 4, 2 },
		{ "C0_STAT", 2, 2 },
		{ "CN1_STAT", 0, 2 },
	{ "MAC_PORT_FEC_ABILITY", 0x3a618, 0 },
		{ "fec_ind_ability", 1, 1 },
		{ "ability", 0, 1 },
	{ "MAC_PORT_FEC_CONTROL", 0x3a61c, 0 },
		{ "fec_en_err_ind", 1, 1 },
		{ "fec_en", 0, 1 },
	{ "MAC_PORT_FEC_STATUS", 0x3a620, 0 },
		{ "FEC_LOCKED_100", 1, 1 },
		{ "FEC_LOCKED", 0, 1 },
	{ "MAC_PORT_FEC_CERR_CNT_0", 0x3a624, 0 },
	{ "MAC_PORT_FEC_CERR_CNT_1", 0x3a628, 0 },
	{ "MAC_PORT_FEC_NCERR_CNT_0", 0x3a62c, 0 },
	{ "MAC_PORT_FEC_NCERR_CNT_1", 0x3a630, 0 },
	{ "MAC_PORT_AE_RX_COEF_REQ", 0x3aa00, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT", 0x3aa04, 0 },
		{ "T5_AE0_RXSTAT_RDY", 15, 1 },
		{ "T5_AE0_RXSTAT_C2", 4, 2 },
		{ "T5_AE0_RXSTAT_C1", 2, 2 },
		{ "T5_AE0_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ", 0x3aa08, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT", 0x3aa0c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE", 0x3aa10, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL", 0x3aa14, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL", 0x3aa18, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE", 0x3aa1c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_RX_COEF_REQ_1", 0x3aa20, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT_1", 0x3aa24, 0 },
		{ "T5_AE1_RXSTAT_RDY", 15, 1 },
		{ "T5_AE1_RXSTAT_C2", 4, 2 },
		{ "T5_AE1_RXSTAT_C1", 2, 2 },
		{ "T5_AE1_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ_1", 0x3aa28, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT_1", 0x3aa2c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE_1", 0x3aa30, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL_1", 0x3aa34, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL_1", 0x3aa38, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE_1", 0x3aa3c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_RX_COEF_REQ_2", 0x3aa40, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT_2", 0x3aa44, 0 },
		{ "T5_AE2_RXSTAT_RDY", 15, 1 },
		{ "T5_AE2_RXSTAT_C2", 4, 2 },
		{ "T5_AE2_RXSTAT_C1", 2, 2 },
		{ "T5_AE2_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ_2", 0x3aa48, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT_2", 0x3aa4c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE_2", 0x3aa50, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL_2", 0x3aa54, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL_2", 0x3aa58, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE_2", 0x3aa5c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_RX_COEF_REQ_3", 0x3aa60, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT_3", 0x3aa64, 0 },
		{ "T5_AE3_RXSTAT_RDY", 15, 1 },
		{ "T5_AE3_RXSTAT_C2", 4, 2 },
		{ "T5_AE3_RXSTAT_C1", 2, 2 },
		{ "T5_AE3_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ_3", 0x3aa68, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT_3", 0x3aa6c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE_3", 0x3aa70, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL_3", 0x3aa74, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL_3", 0x3aa78, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE_3", 0x3aa7c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_TX_DIS", 0x3aa80, 0 },
	{ "MAC_PORT_AE_KR_CTRL", 0x3aa84, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET", 0x3aa88, 0 },
	{ "MAC_PORT_AE_KR_STATUS", 0x3aa8c, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AE_TX_DIS_1", 0x3aa90, 0 },
	{ "MAC_PORT_AE_KR_CTRL_1", 0x3aa94, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET_1", 0x3aa98, 0 },
	{ "MAC_PORT_AE_KR_STATUS_1", 0x3aa9c, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AE_TX_DIS_2", 0x3aaa0, 0 },
	{ "MAC_PORT_AE_KR_CTRL_2", 0x3aaa4, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET_2", 0x3aaa8, 0 },
	{ "MAC_PORT_AE_KR_STATUS_2", 0x3aaac, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AE_TX_DIS_3", 0x3aab0, 0 },
	{ "MAC_PORT_AE_KR_CTRL_3", 0x3aab4, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET_3", 0x3aab8, 0 },
	{ "MAC_PORT_AE_KR_STATUS_3", 0x3aabc, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_0", 0x3ab00, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_0", 0x3ab04, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_0", 0x3ab08, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_0", 0x3ab0c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_0", 0x3ab10, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_1", 0x3ab20, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_1", 0x3ab24, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_1", 0x3ab28, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_1", 0x3ab2c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_1", 0x3ab30, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_2", 0x3ab40, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_2", 0x3ab44, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_2", 0x3ab48, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_2", 0x3ab4c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_2", 0x3ab50, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_3", 0x3ab60, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_3", 0x3ab64, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_3", 0x3ab68, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_3", 0x3ab6c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_3", 0x3ab70, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_ANALOG_TEST_MUX", 0x3b814, 0 },
	{ "MAC_PORT_BANDGAP_CONTROL", 0x3b82c, 0 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_CONTROL", 0x3b880, 0 },
		{ "RCCTL1", 5, 1 },
		{ "RCCTL0", 4, 1 },
		{ "RCAMP1", 3, 1 },
		{ "RCAMP0", 2, 1 },
		{ "RCAMPEN", 1, 1 },
		{ "RCRST", 0, 1 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_STATUS_1", 0x3b884, 0 },
		{ "RCERR", 1, 1 },
		{ "RCCOMP", 0, 1 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_STATUS_2", 0x3b888, 0 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_STATUS_3", 0x3b88c, 0 },
	{ "MAC_PORT_MACRO_TEST_CONTROL_6", 0x3b8e8, 0 },
		{ "LBIST", 7, 1 },
		{ "LOGICTEST", 6, 1 },
		{ "MAVDHI", 5, 1 },
		{ "AUXEN", 4, 1 },
		{ "JTAGMD", 3, 1 },
		{ "RXACMODE", 2, 1 },
		{ "HSSACJPC", 1, 1 },
		{ "HSSACJAC", 0, 1 },
	{ "MAC_PORT_MACRO_TEST_CONTROL_5", 0x3b8ec, 0 },
		{ "REFVALIDD", 6, 1 },
		{ "REFVALIDC", 5, 1 },
		{ "REFVALIDB", 4, 1 },
		{ "REFVALIDA", 3, 1 },
		{ "REFSELRESET", 2, 1 },
		{ "SOFTRESET", 1, 1 },
		{ "MACROTEST", 0, 1 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_0", 0x3bb00, 0 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_1", 0x3bb04, 0 },
		{ "LDET", 4, 1 },
		{ "CCERR", 3, 1 },
		{ "CCCMP", 2, 1 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_2", 0x3bb08, 0 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_3", 0x3bb0c, 0 },
		{ "FMIN", 3, 1 },
		{ "FMAX", 2, 1 },
		{ "CVHOLD", 1, 1 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_4", 0x3bb10, 0 },
		{ "CMETH", 2, 1 },
		{ "RECAL", 1, 1 },
		{ "CCLD", 0, 1 },
	{ "MAC_PORT_PLLA_CHARGE_PUMP_CONTROL", 0x3bb28, 0 },
	{ "MAC_PORT_PLLA_PCLK_CONTROL", 0x3bb3c, 0 },
		{ "SPEDIV", 3, 5 },
		{ "PCKSEL", 0, 3 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_CONTROL", 0x3bb40, 0 },
		{ "EMIL", 2, 1 },
		{ "EMID", 1, 1 },
		{ "EMIS", 0, 1 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_1", 0x3bb44, 0 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_2", 0x3bb48, 0 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_3", 0x3bb4c, 0 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_4", 0x3bb50, 0 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_4", 0x3bbf0, 0 },
		{ "VBST", 1, 3 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_3", 0x3bbf4, 0 },
		{ "RESYNC", 6, 1 },
		{ "RXCLKSEL", 5, 1 },
		{ "FRCBAND", 4, 1 },
		{ "PLLBYP", 3, 1 },
		{ "PDWNP", 2, 1 },
		{ "VCOSEL", 1, 1 },
		{ "DIVSEL8", 0, 1 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_2", 0x3bbf8, 0 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_1", 0x3bbfc, 0 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_0", 0x3bc00, 0 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_1", 0x3bc04, 0 },
		{ "LDET", 4, 1 },
		{ "CCERR", 3, 1 },
		{ "CCCMP", 2, 1 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_2", 0x3bc08, 0 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_3", 0x3bc0c, 0 },
		{ "FMIN", 3, 1 },
		{ "FMAX", 2, 1 },
		{ "CVHOLD", 1, 1 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_4", 0x3bc10, 0 },
		{ "CMETH", 2, 1 },
		{ "RECAL", 1, 1 },
		{ "CCLD", 0, 1 },
	{ "MAC_PORT_PLLB_CHARGE_PUMP_CONTROL", 0x3bc28, 0 },
	{ "MAC_PORT_PLLB_PCLK_CONTROL", 0x3bc3c, 0 },
		{ "SPEDIV", 3, 5 },
		{ "PCKSEL", 0, 3 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_CONTROL", 0x3bc40, 0 },
		{ "EMIL", 2, 1 },
		{ "EMID", 1, 1 },
		{ "EMIS", 0, 1 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_1", 0x3bc44, 0 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_2", 0x3bc48, 0 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_3", 0x3bc4c, 0 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_4", 0x3bc50, 0 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_4", 0x3bcf0, 0 },
		{ "VBST", 1, 3 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_3", 0x3bcf4, 0 },
		{ "RESYNC", 6, 1 },
		{ "RXCLKSEL", 5, 1 },
		{ "FRCBAND", 4, 1 },
		{ "PLLBYP", 3, 1 },
		{ "PDWNP", 2, 1 },
		{ "VCOSEL", 1, 1 },
		{ "DIVSEL8", 0, 1 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_2", 0x3bcf8, 0 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_1", 0x3bcfc, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_CONFIGURATION_MODE", 0x3b000, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TEST_CONTROL", 0x3b004, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_COEFFICIENT_CONTROL", 0x3b008, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DRIVER_MODE_CONTROL", 0x3b00c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x3b010, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x3b014, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x3b018, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3b01c, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT", 0x3b020, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT", 0x3b024, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT", 0x3b028, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_AMPLITUDE", 0x3b030, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_POLARITY", 0x3b034, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x3b038, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3b03c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x3b040, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x3b044, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x3b048, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x3b060, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x3b064, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x3b068, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x3b070, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x3b074, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x3b078, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3b07c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x3b080, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x3b084, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x3b088, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_CONTROL", 0x3b08c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_OVERRIDE", 0x3b090, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_APPLIED", 0x3b094, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_TIME_OUT", 0x3b098, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AZ_CONTROL", 0x3b09c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_4", 0x3b0f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_3", 0x3b0f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_2", 0x3b0f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_1", 0x3b0fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x38000, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x38008, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x38010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x38018, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x38020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x38028, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x38030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x38038, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x38040, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_CONFIGURATION_MODE", 0x3b100, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TEST_CONTROL", 0x3b104, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_COEFFICIENT_CONTROL", 0x3b108, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DRIVER_MODE_CONTROL", 0x3b10c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x3b110, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x3b114, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x3b118, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3b11c, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT", 0x3b120, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT", 0x3b124, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT", 0x3b128, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_AMPLITUDE", 0x3b130, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_POLARITY", 0x3b134, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x3b138, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3b13c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x3b140, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x3b144, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x3b148, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x3b160, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x3b164, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x3b168, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x3b170, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x3b174, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x3b178, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3b17c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x3b180, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x3b184, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x3b188, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_CONTROL", 0x3b18c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_OVERRIDE", 0x3b190, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_APPLIED", 0x3b194, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_TIME_OUT", 0x3b198, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AZ_CONTROL", 0x3b19c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_4", 0x3b1f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_3", 0x3b1f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_2", 0x3b1f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_1", 0x3b1fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x38000, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x38008, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x38010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x38018, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x38020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x38028, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x38030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x38038, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x38040, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_CONFIGURATION_MODE", 0x3b400, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TEST_CONTROL", 0x3b404, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_COEFFICIENT_CONTROL", 0x3b408, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DRIVER_MODE_CONTROL", 0x3b40c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x3b410, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x3b414, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x3b418, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3b41c, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT", 0x3b420, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT", 0x3b424, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT", 0x3b428, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_AMPLITUDE", 0x3b430, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_POLARITY", 0x3b434, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x3b438, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3b43c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x3b440, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x3b444, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x3b448, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x3b460, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x3b464, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x3b468, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x3b470, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x3b474, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x3b478, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3b47c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x3b480, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x3b484, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x3b488, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_CONTROL", 0x3b48c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_OVERRIDE", 0x3b490, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_APPLIED", 0x3b494, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_TIME_OUT", 0x3b498, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AZ_CONTROL", 0x3b49c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_4", 0x3b4f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_3", 0x3b4f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_2", 0x3b4f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_1", 0x3b4fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x38000, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x38008, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x38010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x38018, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x38020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x38028, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x38030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x38038, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x38040, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_CONFIGURATION_MODE", 0x3b500, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TEST_CONTROL", 0x3b504, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_COEFFICIENT_CONTROL", 0x3b508, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DRIVER_MODE_CONTROL", 0x3b50c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x3b510, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x3b514, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x3b518, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3b51c, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT", 0x3b520, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT", 0x3b524, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT", 0x3b528, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_AMPLITUDE", 0x3b530, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_POLARITY", 0x3b534, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x3b538, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3b53c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x3b540, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x3b544, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x3b548, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x3b560, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x3b564, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x3b568, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x3b570, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x3b574, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x3b578, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3b57c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x3b580, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x3b584, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x3b588, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_CONTROL", 0x3b58c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_OVERRIDE", 0x3b590, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_APPLIED", 0x3b594, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_TIME_OUT", 0x3b598, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AZ_CONTROL", 0x3b59c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_4", 0x3b5f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_3", 0x3b5f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_2", 0x3b5f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_1", 0x3b5fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x38000, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x38008, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x38010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x38018, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x38020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x38028, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x38030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x38038, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x38040, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_CONFIGURATION_MODE", 0x3b900, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TEST_CONTROL", 0x3b904, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_COEFFICIENT_CONTROL", 0x3b908, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DRIVER_MODE_CONTROL", 0x3b90c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x3b910, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x3b914, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x3b918, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3b91c, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT", 0x3b920, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT", 0x3b924, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT", 0x3b928, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AMPLITUDE", 0x3b930, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_POLARITY", 0x3b934, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x3b938, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3b93c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x3b940, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x3b944, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x3b948, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x3b960, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x3b964, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x3b968, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x3b970, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x3b974, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x3b978, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3b97c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x3b980, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x3b984, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x3b988, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_CONTROL", 0x3b98c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_OVERRIDE", 0x3b990, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_APPLIED", 0x3b994, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_TIME_OUT", 0x3b998, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AZ_CONTROL", 0x3b99c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_4", 0x3b9f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_3", 0x3b9f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_2", 0x3b9f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_1", 0x3b9fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x38000, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x38008, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x38010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x38018, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x38020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x38028, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x38030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x38038, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x38040, 0 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_CONFIGURATION_MODE", 0x3b200, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_TEST_CONTROL", 0x3b204, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_CONTROL", 0x3b208, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_OFFSET_CONTROL", 0x3b20c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_POSITION_1", 0x3b210, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_POSITION_2", 0x3b214, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x3b218, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3b21c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKA_DFE_CONTROL", 0x3b220, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_SAMPLE_SNAPSHOT_1", 0x3b224, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKA_DFE_SAMPLE_SNAPSHOT_2", 0x3b228, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_1", 0x3b22c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_2", 0x3b230, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_3", 0x3b234, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DQCC_CONTROL_1", 0x3b238, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DQCC_CONTROL_3", 0x3b240, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DACAP_AND_DACAN", 0x3b248, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DACA_MIN_AND_DACAZ", 0x3b24c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_ADAC_CONTROL", 0x3b250, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3b25c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x3b260, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x3b264, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x3b270, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DYNAMIC_DATA_CENTERING_DDC", 0x3b274, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_INTERNAL_STATUS", 0x3b278, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_FUNCTION_CONTROL_1", 0x3b27c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_FUNCTION_CONTROL_2", 0x3b280, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_EVN1_EVN2", 0x3b284, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_ODD1_ODD2", 0x3b288, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_EVN3_EVN4", 0x3b28c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_ODD3_ODD4", 0x3b290, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_E0_AND_E1_OFFSET", 0x3b294, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_LOFF_CONTROL", 0x3b298, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_SIGDET_CONTROL", 0x3b29c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_ANALOG_CONTROL_SWITCH", 0x3b2a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKA_INTEGRATOR_DAC_OFFSET", 0x3b2a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_CONTROL", 0x3b2a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS", 0x3b2ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x3b2b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x3b2b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x3b2b8, 0 },
	{ "MAC_PORT_RX_LINKA_DFE_TAP_ENABLE", 0x3b2c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKA_DFE_H1", 0x3b2c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_H2", 0x3b2c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKA_DFE_H3", 0x3b2cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H4", 0x3b2d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H5", 0x3b2d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H6_AND_H7", 0x3b2d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H8_AND_H9", 0x3b2dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H10_AND_H11", 0x3b2e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H12", 0x3b2e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_MACRO_TEST_CONTROL_2", 0x3b2f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_MACRO_TEST_CONTROL_1", 0x3b2fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_CONFIGURATION_MODE", 0x3b300, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_TEST_CONTROL", 0x3b304, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_CONTROL", 0x3b308, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_OFFSET_CONTROL", 0x3b30c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_POSITION_1", 0x3b310, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_POSITION_2", 0x3b314, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x3b318, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3b31c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKB_DFE_CONTROL", 0x3b320, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_SAMPLE_SNAPSHOT_1", 0x3b324, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKB_DFE_SAMPLE_SNAPSHOT_2", 0x3b328, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_1", 0x3b32c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_2", 0x3b330, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_3", 0x3b334, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DQCC_CONTROL_1", 0x3b338, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DQCC_CONTROL_3", 0x3b340, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DACAP_AND_DACAN", 0x3b348, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DACA_MIN_AND_DACAZ", 0x3b34c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_ADAC_CONTROL", 0x3b350, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3b35c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x3b360, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x3b364, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x3b370, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DYNAMIC_DATA_CENTERING_DDC", 0x3b374, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_INTERNAL_STATUS", 0x3b378, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_FUNCTION_CONTROL_1", 0x3b37c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_FUNCTION_CONTROL_2", 0x3b380, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_EVN1_EVN2", 0x3b384, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_ODD1_ODD2", 0x3b388, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_EVN3_EVN4", 0x3b38c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_ODD3_ODD4", 0x3b390, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_E0_AND_E1_OFFSET", 0x3b394, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_LOFF_CONTROL", 0x3b398, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_SIGDET_CONTROL", 0x3b39c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_ANALOG_CONTROL_SWITCH", 0x3b3a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKB_INTEGRATOR_DAC_OFFSET", 0x3b3a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_CONTROL", 0x3b3a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS", 0x3b3ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x3b3b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x3b3b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x3b3b8, 0 },
	{ "MAC_PORT_RX_LINKB_DFE_TAP_ENABLE", 0x3b3c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKB_DFE_H1", 0x3b3c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_H2", 0x3b3c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKB_DFE_H3", 0x3b3cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H4", 0x3b3d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H5", 0x3b3d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H6_AND_H7", 0x3b3d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H8_AND_H9", 0x3b3dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H10_AND_H11", 0x3b3e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H12", 0x3b3e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_MACRO_TEST_CONTROL_2", 0x3b3f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_MACRO_TEST_CONTROL_1", 0x3b3fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_CONFIGURATION_MODE", 0x3b600, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_TEST_CONTROL", 0x3b604, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_CONTROL", 0x3b608, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_OFFSET_CONTROL", 0x3b60c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_POSITION_1", 0x3b610, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_POSITION_2", 0x3b614, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x3b618, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3b61c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKC_DFE_CONTROL", 0x3b620, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_SAMPLE_SNAPSHOT_1", 0x3b624, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKC_DFE_SAMPLE_SNAPSHOT_2", 0x3b628, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_1", 0x3b62c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_2", 0x3b630, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_3", 0x3b634, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DQCC_CONTROL_1", 0x3b638, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DQCC_CONTROL_3", 0x3b640, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DACAP_AND_DACAN", 0x3b648, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DACA_MIN_AND_DACAZ", 0x3b64c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_ADAC_CONTROL", 0x3b650, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3b65c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x3b660, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x3b664, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x3b670, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DYNAMIC_DATA_CENTERING_DDC", 0x3b674, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_INTERNAL_STATUS", 0x3b678, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_FUNCTION_CONTROL_1", 0x3b67c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_FUNCTION_CONTROL_2", 0x3b680, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_EVN1_EVN2", 0x3b684, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_ODD1_ODD2", 0x3b688, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_EVN3_EVN4", 0x3b68c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_ODD3_ODD4", 0x3b690, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_E0_AND_E1_OFFSET", 0x3b694, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_LOFF_CONTROL", 0x3b698, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_SIGDET_CONTROL", 0x3b69c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_ANALOG_CONTROL_SWITCH", 0x3b6a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKC_INTEGRATOR_DAC_OFFSET", 0x3b6a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_CONTROL", 0x3b6a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS", 0x3b6ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x3b6b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x3b6b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x3b6b8, 0 },
	{ "MAC_PORT_RX_LINKC_DFE_TAP_ENABLE", 0x3b6c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKC_DFE_H1", 0x3b6c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_H2", 0x3b6c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKC_DFE_H3", 0x3b6cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H4", 0x3b6d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H5", 0x3b6d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H6_AND_H7", 0x3b6d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H8_AND_H9", 0x3b6dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H10_AND_H11", 0x3b6e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H12", 0x3b6e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_MACRO_TEST_CONTROL_2", 0x3b6f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_MACRO_TEST_CONTROL_1", 0x3b6fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_CONFIGURATION_MODE", 0x3b700, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_TEST_CONTROL", 0x3b704, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_CONTROL", 0x3b708, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_OFFSET_CONTROL", 0x3b70c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_POSITION_1", 0x3b710, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_POSITION_2", 0x3b714, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x3b718, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3b71c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKD_DFE_CONTROL", 0x3b720, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_SAMPLE_SNAPSHOT_1", 0x3b724, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKD_DFE_SAMPLE_SNAPSHOT_2", 0x3b728, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_1", 0x3b72c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_2", 0x3b730, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_3", 0x3b734, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DQCC_CONTROL_1", 0x3b738, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DQCC_CONTROL_3", 0x3b740, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DACAP_AND_DACAN", 0x3b748, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DACA_MIN_AND_DACAZ", 0x3b74c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_ADAC_CONTROL", 0x3b750, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3b75c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x3b760, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x3b764, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x3b770, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DYNAMIC_DATA_CENTERING_DDC", 0x3b774, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_INTERNAL_STATUS", 0x3b778, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_FUNCTION_CONTROL_1", 0x3b77c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_FUNCTION_CONTROL_2", 0x3b780, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_EVN1_EVN2", 0x3b784, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_ODD1_ODD2", 0x3b788, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_EVN3_EVN4", 0x3b78c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_ODD3_ODD4", 0x3b790, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_E0_AND_E1_OFFSET", 0x3b794, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_LOFF_CONTROL", 0x3b798, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_SIGDET_CONTROL", 0x3b79c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_ANALOG_CONTROL_SWITCH", 0x3b7a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKD_INTEGRATOR_DAC_OFFSET", 0x3b7a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_CONTROL", 0x3b7a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS", 0x3b7ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x3b7b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x3b7b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x3b7b8, 0 },
	{ "MAC_PORT_RX_LINKD_DFE_TAP_ENABLE", 0x3b7c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKD_DFE_H1", 0x3b7c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_H2", 0x3b7c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKD_DFE_H3", 0x3b7cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H4", 0x3b7d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H5", 0x3b7d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H6_AND_H7", 0x3b7d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H8_AND_H9", 0x3b7dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H10_AND_H11", 0x3b7e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H12", 0x3b7e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_MACRO_TEST_CONTROL_2", 0x3b7f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_MACRO_TEST_CONTROL_1", 0x3b7fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_CONFIGURATION_MODE", 0x3ba00, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_TEST_CONTROL", 0x3ba04, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_CONTROL", 0x3ba08, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_OFFSET_CONTROL", 0x3ba0c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_POSITION_1", 0x3ba10, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_POSITION_2", 0x3ba14, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x3ba18, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3ba1c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_CONTROL", 0x3ba20, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_SAMPLE_SNAPSHOT_1", 0x3ba24, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_SAMPLE_SNAPSHOT_2", 0x3ba28, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_1", 0x3ba2c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_2", 0x3ba30, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_3", 0x3ba34, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DQCC_CONTROL_1", 0x3ba38, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DQCC_CONTROL_3", 0x3ba40, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DACAP_AND_DACAN", 0x3ba48, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DACA_MIN_AND_DACAZ", 0x3ba4c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_ADAC_CONTROL", 0x3ba50, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3ba5c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x3ba60, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x3ba64, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x3ba70, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DYNAMIC_DATA_CENTERING_DDC", 0x3ba74, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_INTERNAL_STATUS", 0x3ba78, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_FUNCTION_CONTROL_1", 0x3ba7c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_FUNCTION_CONTROL_2", 0x3ba80, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_EVN1_EVN2", 0x3ba84, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_ODD1_ODD2", 0x3ba88, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_EVN3_EVN4", 0x3ba8c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_ODD3_ODD4", 0x3ba90, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_E0_AND_E1_OFFSET", 0x3ba94, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_LOFF_CONTROL", 0x3ba98, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_SIGDET_CONTROL", 0x3ba9c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_ANALOG_CONTROL_SWITCH", 0x3baa0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINK_BCST_INTEGRATOR_DAC_OFFSET", 0x3baa4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_CONTROL", 0x3baa8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS", 0x3baac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x3bab0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x3bab4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x3bab8, 0 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_TAP_ENABLE", 0x3bac0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1", 0x3bac4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H2", 0x3bac8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H3", 0x3bacc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H4", 0x3bad0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H5", 0x3bad4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H6_AND_H7", 0x3bad8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H8_AND_H9", 0x3badc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H10_AND_H11", 0x3bae0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H12", 0x3bae4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_MACRO_TEST_CONTROL_2", 0x3baf8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_MACRO_TEST_CONTROL_1", 0x3bafc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_CFG", 0x3c800, 0 },
		{ "MAC_Clk_Sel", 29, 3 },
		{ "SinkTx", 27, 1 },
		{ "SinkTxOnLinkDown", 26, 1 },
		{ "LoopNoFwd", 24, 1 },
		{ "Smux_Rx_Loop", 19, 1 },
		{ "Rx_Lane_Swap", 18, 1 },
		{ "Tx_Lane_Swap", 17, 1 },
		{ "Signal_Det", 14, 1 },
		{ "SmuxTxSel", 9, 1 },
		{ "SmuxRxSel", 8, 1 },
		{ "PortSpeed", 4, 2 },
		{ "Rx_Byte_Swap", 3, 1 },
		{ "Tx_Byte_Swap", 2, 1 },
		{ "Port_Sel", 0, 1 },
	{ "MAC_PORT_RESET_CTRL", 0x3c804, 0 },
		{ "TWGDSK_HSSC16B", 31, 1 },
		{ "EEE_RESET", 30, 1 },
		{ "PTP_TIMER", 29, 1 },
		{ "MtipRefReset", 28, 1 },
		{ "MtipTxffReset", 27, 1 },
		{ "MtipRxffReset", 26, 1 },
		{ "MtipRegReset", 25, 1 },
		{ "AEC3Reset", 23, 1 },
		{ "AEC2Reset", 22, 1 },
		{ "AEC1Reset", 21, 1 },
		{ "AEC0Reset", 20, 1 },
		{ "AET3Reset", 19, 1 },
		{ "AET2Reset", 18, 1 },
		{ "AET1Reset", 17, 1 },
		{ "AET0Reset", 16, 1 },
		{ "TXIF_Reset", 12, 1 },
		{ "RXIF_Reset", 11, 1 },
		{ "AuxExt_Reset", 10, 1 },
		{ "MtipSd3TxRst", 9, 1 },
		{ "MtipSd2TxRst", 8, 1 },
		{ "MtipSd1TxRst", 7, 1 },
		{ "MtipSd0TxRst", 6, 1 },
		{ "MtipSd3RxRst", 5, 1 },
		{ "MtipSd2RxRst", 4, 1 },
		{ "MtipSd1RxRst", 3, 1 },
		{ "WOL_Reset", 2, 1 },
		{ "MtipSd0RxRst", 1, 1 },
		{ "HSS_Reset", 0, 1 },
	{ "MAC_PORT_LED_CFG", 0x3c808, 0 },
		{ "Led1_Cfg", 5, 3 },
		{ "Led1_Polarity_Inv", 4, 1 },
		{ "Led0_Cfg", 1, 3 },
		{ "Led0_Polarity_Inv", 0, 1 },
	{ "MAC_PORT_LED_COUNTHI", 0x3c80c, 0 },
	{ "MAC_PORT_LED_COUNTLO", 0x3c810, 0 },
	{ "MAC_PORT_CFG3", 0x3c814, 0 },
		{ "FPGA_PTP_PORT", 26, 2 },
		{ "FCSDisCtrl", 25, 1 },
		{ "SigDetCtrl", 24, 1 },
		{ "tx_lane", 23, 1 },
		{ "rx_lane", 22, 1 },
		{ "se_clr", 21, 1 },
		{ "an_ena", 17, 4 },
		{ "sd_rx_clk_ena", 13, 4 },
		{ "sd_tx_clk_ena", 9, 4 },
		{ "SGMIISEL", 8, 1 },
		{ "HSSPLLSEL", 4, 4 },
		{ "HSSC16C20SEL", 0, 4 },
	{ "MAC_PORT_CFG2", 0x3c818, 0 },
		{ "Rx_Polarity_Inv", 28, 4 },
		{ "Tx_Polarity_Inv", 24, 4 },
		{ "InstanceNum", 22, 2 },
		{ "StopOnPerr", 21, 1 },
		{ "PatEn", 18, 1 },
		{ "MagicEn", 17, 1 },
		{ "T5_AEC_PMA_TX_READY", 4, 4 },
		{ "T5_AEC_PMA_RX_READY", 0, 4 },
	{ "MAC_PORT_PKT_COUNT", 0x3c81c, 0 },
		{ "tx_sop_count", 24, 8 },
		{ "tx_eop_count", 16, 8 },
		{ "rx_sop_count", 8, 8 },
		{ "rx_eop_count", 0, 8 },
	{ "MAC_PORT_CFG4", 0x3c820, 0 },
		{ "AEC3_RX_WIDTH", 14, 2 },
		{ "AEC2_RX_WIDTH", 12, 2 },
		{ "AEC1_RX_WIDTH", 10, 2 },
		{ "AEC0_RX_WIDTH", 8, 2 },
		{ "AEC3_TX_WIDTH", 6, 2 },
		{ "AEC2_TX_WIDTH", 4, 2 },
		{ "AEC1_TX_WIDTH", 2, 2 },
		{ "AEC0_TX_WIDTH", 0, 2 },
	{ "MAC_PORT_MAGIC_MACID_LO", 0x3c824, 0 },
	{ "MAC_PORT_MAGIC_MACID_HI", 0x3c828, 0 },
	{ "MAC_PORT_LINK_STATUS", 0x3c834, 0 },
		{ "an_done", 6, 1 },
		{ "align_done", 5, 1 },
		{ "block_lock", 4, 1 },
		{ "remflt", 3, 1 },
		{ "locflt", 2, 1 },
		{ "linkup", 1, 1 },
		{ "linkdn", 0, 1 },
	{ "MAC_PORT_EPIO_DATA0", 0x3c8c0, 0 },
	{ "MAC_PORT_EPIO_DATA1", 0x3c8c4, 0 },
	{ "MAC_PORT_EPIO_DATA2", 0x3c8c8, 0 },
	{ "MAC_PORT_EPIO_DATA3", 0x3c8cc, 0 },
	{ "MAC_PORT_EPIO_OP", 0x3c8d0, 0 },
		{ "Busy", 31, 1 },
		{ "Write", 8, 1 },
		{ "Address", 0, 8 },
	{ "MAC_PORT_WOL_STATUS", 0x3c8d4, 0 },
		{ "MagicDetected", 31, 1 },
		{ "PatDetected", 30, 1 },
		{ "ClearMagic", 4, 1 },
		{ "ClearMatch", 3, 1 },
		{ "MatchedFilter", 0, 3 },
	{ "MAC_PORT_INT_EN", 0x3c8d8, 0 },
		{ "tx_ts_avail", 29, 1 },
		{ "PatDetWake", 26, 1 },
		{ "MagicWake", 25, 1 },
		{ "SigDetChg", 24, 1 },
		{ "AE_Train_Local", 22, 1 },
		{ "HSSPLL_LOCK", 21, 1 },
		{ "HSSPRT_READY", 20, 1 },
		{ "AutoNeg_Done", 19, 1 },
		{ "PCS_Link_Good", 12, 1 },
		{ "PCS_Link_Fail", 11, 1 },
		{ "RxFifoOverFlow", 10, 1 },
		{ "HSSPRBSErr", 9, 1 },
		{ "HSSEyeQual", 8, 1 },
		{ "RemoteFault", 7, 1 },
		{ "LocalFault", 6, 1 },
		{ "MAC_Link_Down", 5, 1 },
		{ "MAC_Link_Up", 4, 1 },
		{ "an_page_rcvd", 2, 1 },
		{ "TxFifo_prty_err", 1, 1 },
		{ "RxFifo_prty_err", 0, 1 },
	{ "MAC_PORT_INT_CAUSE", 0x3c8dc, 0 },
		{ "tx_ts_avail", 29, 1 },
		{ "PatDetWake", 26, 1 },
		{ "MagicWake", 25, 1 },
		{ "SigDetChg", 24, 1 },
		{ "AE_Train_Local", 22, 1 },
		{ "HSSPLL_LOCK", 21, 1 },
		{ "HSSPRT_READY", 20, 1 },
		{ "AutoNeg_Done", 19, 1 },
		{ "PCS_Link_Good", 12, 1 },
		{ "PCS_Link_Fail", 11, 1 },
		{ "RxFifoOverFlow", 10, 1 },
		{ "HSSPRBSErr", 9, 1 },
		{ "HSSEyeQual", 8, 1 },
		{ "RemoteFault", 7, 1 },
		{ "LocalFault", 6, 1 },
		{ "MAC_Link_Down", 5, 1 },
		{ "MAC_Link_Up", 4, 1 },
		{ "an_page_rcvd", 2, 1 },
		{ "TxFifo_prty_err", 1, 1 },
		{ "RxFifo_prty_err", 0, 1 },
	{ "MAC_PORT_PERR_INT_EN", 0x3c8e0, 0 },
		{ "Perr_pkt_ram", 24, 1 },
		{ "Perr_mask_ram", 23, 1 },
		{ "Perr_crc_ram", 22, 1 },
		{ "rx_dff_seg0", 21, 1 },
		{ "rx_sff_seg0", 20, 1 },
		{ "rx_dff_mac10", 19, 1 },
		{ "rx_sff_mac10", 18, 1 },
		{ "tx_dff_seg0", 17, 1 },
		{ "tx_sff_seg0", 16, 1 },
		{ "tx_dff_mac10", 15, 1 },
		{ "tx_sff_mac10", 14, 1 },
		{ "rx_stats", 13, 1 },
		{ "tx_stats", 12, 1 },
		{ "Perr3_rx_mix", 11, 1 },
		{ "Perr3_rx_sd", 10, 1 },
		{ "Perr3_tx", 9, 1 },
		{ "Perr2_rx_mix", 8, 1 },
		{ "Perr2_rx_sd", 7, 1 },
		{ "Perr2_tx", 6, 1 },
		{ "Perr1_rx_mix", 5, 1 },
		{ "Perr1_rx_sd", 4, 1 },
		{ "Perr1_tx", 3, 1 },
		{ "Perr0_rx_mix", 2, 1 },
		{ "Perr0_rx_sd", 1, 1 },
		{ "Perr0_tx", 0, 1 },
	{ "MAC_PORT_PERR_INT_CAUSE", 0x3c8e4, 0 },
		{ "Perr_pkt_ram", 24, 1 },
		{ "Perr_mask_ram", 23, 1 },
		{ "Perr_crc_ram", 22, 1 },
		{ "rx_dff_seg0", 21, 1 },
		{ "rx_sff_seg0", 20, 1 },
		{ "rx_dff_mac10", 19, 1 },
		{ "rx_sff_mac10", 18, 1 },
		{ "tx_dff_seg0", 17, 1 },
		{ "tx_sff_seg0", 16, 1 },
		{ "tx_dff_mac10", 15, 1 },
		{ "tx_sff_mac10", 14, 1 },
		{ "rx_stats", 13, 1 },
		{ "tx_stats", 12, 1 },
		{ "Perr3_rx_mix", 11, 1 },
		{ "Perr3_rx_sd", 10, 1 },
		{ "Perr3_tx", 9, 1 },
		{ "Perr2_rx_mix", 8, 1 },
		{ "Perr2_rx_sd", 7, 1 },
		{ "Perr2_tx", 6, 1 },
		{ "Perr1_rx_mix", 5, 1 },
		{ "Perr1_rx_sd", 4, 1 },
		{ "Perr1_tx", 3, 1 },
		{ "Perr0_rx_mix", 2, 1 },
		{ "Perr0_rx_sd", 1, 1 },
		{ "Perr0_tx", 0, 1 },
	{ "MAC_PORT_PERR_ENABLE", 0x3c8e8, 0 },
		{ "Perr_pkt_ram", 24, 1 },
		{ "Perr_mask_ram", 23, 1 },
		{ "Perr_crc_ram", 22, 1 },
		{ "rx_dff_seg0", 21, 1 },
		{ "rx_sff_seg0", 20, 1 },
		{ "rx_dff_mac10", 19, 1 },
		{ "rx_sff_mac10", 18, 1 },
		{ "tx_dff_seg0", 17, 1 },
		{ "tx_sff_seg0", 16, 1 },
		{ "tx_dff_mac10", 15, 1 },
		{ "tx_sff_mac10", 14, 1 },
		{ "rx_stats", 13, 1 },
		{ "tx_stats", 12, 1 },
		{ "Perr3_rx_mix", 11, 1 },
		{ "Perr3_rx_sd", 10, 1 },
		{ "Perr3_tx", 9, 1 },
		{ "Perr2_rx_mix", 8, 1 },
		{ "Perr2_rx_sd", 7, 1 },
		{ "Perr2_tx", 6, 1 },
		{ "Perr1_rx_mix", 5, 1 },
		{ "Perr1_rx_sd", 4, 1 },
		{ "Perr1_tx", 3, 1 },
		{ "Perr0_rx_mix", 2, 1 },
		{ "Perr0_rx_sd", 1, 1 },
		{ "Perr0_tx", 0, 1 },
	{ "MAC_PORT_PERR_INJECT", 0x3c8ec, 0 },
		{ "MemSel", 1, 5 },
		{ "InjectDataErr", 0, 1 },
	{ "MAC_PORT_HSS_CFG0", 0x3c8f0, 0 },
		{ "TXDTS", 31, 1 },
		{ "TXCTS", 30, 1 },
		{ "TXBTS", 29, 1 },
		{ "TXATS", 28, 1 },
		{ "TXDOBS", 27, 1 },
		{ "TXCOBS", 26, 1 },
		{ "TXBOBS", 25, 1 },
		{ "TXAOBS", 24, 1 },
		{ "HSSREFCLKVALIDA", 20, 1 },
		{ "HSSREFCLKVALIDB", 19, 1 },
		{ "HSSRESYNCA", 18, 1 },
		{ "HSSAVDHI", 17, 1 },
		{ "HSSRESYNCB", 16, 1 },
		{ "HSSRECCALA", 15, 1 },
		{ "HSSRXACMODE", 14, 1 },
		{ "HSSRECCALB", 13, 1 },
		{ "HSSPLLBYPA", 12, 1 },
		{ "HSSPLLBYPB", 11, 1 },
		{ "HSSPDWNPLLA", 10, 1 },
		{ "HSSPDWNPLLB", 9, 1 },
		{ "HSSVCOSELA", 8, 1 },
		{ "HSSVCOSELB", 7, 1 },
		{ "HSSCALCOMP", 6, 1 },
		{ "HSSCALENAB", 5, 1 },
		{ "HSSEXTC16SEL", 4, 1 },
	{ "MAC_PORT_HSS_CFG1", 0x3c8f4, 0 },
		{ "RXACONFIGSEL", 30, 2 },
		{ "RXAQUIET", 29, 1 },
		{ "RXAREFRESH", 28, 1 },
		{ "RXBCONFIGSEL", 26, 2 },
		{ "RXBQUIET", 25, 1 },
		{ "RXBREFRESH", 24, 1 },
		{ "RXCCONFIGSEL", 22, 2 },
		{ "RXCQUIET", 21, 1 },
		{ "RXCREFRESH", 20, 1 },
		{ "RXDCONFIGSEL", 18, 2 },
		{ "RXDQUIET", 17, 1 },
		{ "RXDREFRESH", 16, 1 },
		{ "TXACONFIGSEL", 14, 2 },
		{ "TXAQUIET", 13, 1 },
		{ "TXAREFRESH", 12, 1 },
		{ "TXBCONFIGSEL", 10, 2 },
		{ "TXBQUIET", 9, 1 },
		{ "TXBREFRESH", 8, 1 },
		{ "TXCCONFIGSEL", 6, 2 },
		{ "TXCQUIET", 5, 1 },
		{ "TXCREFRESH", 4, 1 },
		{ "TXDCONFIGSEL", 2, 2 },
		{ "TXDQUIET", 1, 1 },
		{ "TXDREFRESH", 0, 1 },
	{ "MAC_PORT_HSS_CFG2", 0x3c8f8, 0 },
		{ "RXAASSTCLK", 31, 1 },
		{ "T5RXAPRBSRST", 30, 1 },
		{ "RXBASSTCLK", 29, 1 },
		{ "T5RXBPRBSRST", 28, 1 },
		{ "RXCASSTCLK", 27, 1 },
		{ "T5RXCPRBSRST", 26, 1 },
		{ "RXDASSTCLK", 25, 1 },
		{ "T5RXDPRBSRST", 24, 1 },
		{ "RXDDATASYNC", 23, 1 },
		{ "RXCDATASYNC", 22, 1 },
		{ "RXBDATASYNC", 21, 1 },
		{ "RXADATASYNC", 20, 1 },
		{ "RXDEARLYIN", 19, 1 },
		{ "RXDLATEIN", 18, 1 },
		{ "RXDPHSLOCK", 17, 1 },
		{ "RXDPHSDNIN", 16, 1 },
		{ "RXDPHSUPIN", 15, 1 },
		{ "RXCEARLYIN", 14, 1 },
		{ "RXCLATEIN", 13, 1 },
		{ "RXCPHSLOCK", 12, 1 },
		{ "RXCPHSDNIN", 11, 1 },
		{ "RXCPHSUPIN", 10, 1 },
		{ "RXBEARLYIN", 9, 1 },
		{ "RXBLATEIN", 8, 1 },
		{ "RXBPHSLOCK", 7, 1 },
		{ "RXBPHSDNIN", 6, 1 },
		{ "RXBPHSUPIN", 5, 1 },
		{ "RXAEARLYIN", 4, 1 },
		{ "RXALATEIN", 3, 1 },
		{ "RXAPHSLOCK", 2, 1 },
		{ "RXAPHSDNIN", 1, 1 },
		{ "RXAPHSUPIN", 0, 1 },
	{ "MAC_PORT_HSS_CFG3", 0x3c8fc, 0 },
		{ "HSSCALSSTN", 25, 3 },
		{ "HSSCALSSTP", 22, 3 },
		{ "HSSVBOOSTDIVB", 19, 3 },
		{ "HSSVBOOSTDIVA", 16, 3 },
		{ "HSSPLLCONFIGB", 8, 8 },
		{ "HSSPLLCONFIGA", 0, 8 },
	{ "MAC_PORT_HSS_CFG4", 0x3c900, 0 },
		{ "HSSDIVSELA", 9, 9 },
		{ "HSSDIVSELB", 0, 9 },
	{ "MAC_PORT_HSS_STATUS", 0x3c904, 0 },
		{ "RXDPRBSSYNC", 15, 1 },
		{ "RXCPRBSSYNC", 14, 1 },
		{ "RXBPRBSSYNC", 13, 1 },
		{ "RXAPRBSSYNC", 12, 1 },
		{ "RXDPRBSERR", 11, 1 },
		{ "RXCPRBSERR", 10, 1 },
		{ "RXBPRBSERR", 9, 1 },
		{ "RXAPRBSERR", 8, 1 },
		{ "RXDSIGDET", 7, 1 },
		{ "RXCSIGDET", 6, 1 },
		{ "RXBSIGDET", 5, 1 },
		{ "RXASIGDET", 4, 1 },
		{ "HSSPLLLOCKB", 3, 1 },
		{ "HSSPLLLOCKA", 2, 1 },
		{ "HSSPRTREADYB", 1, 1 },
		{ "HSSPRTREADYA", 0, 1 },
	{ "MAC_PORT_HSS_EEE_STATUS", 0x3c908, 0 },
		{ "RXAQUIET_STATUS", 15, 1 },
		{ "RXAREFRESH_STATUS", 14, 1 },
		{ "RXBQUIET_STATUS", 13, 1 },
		{ "RXBREFRESH_STATUS", 12, 1 },
		{ "RXCQUIET_STATUS", 11, 1 },
		{ "RXCREFRESH_STATUS", 10, 1 },
		{ "RXDQUIET_STATUS", 9, 1 },
		{ "RXDREFRESH_STATUS", 8, 1 },
		{ "TXAQUIET_STATUS", 7, 1 },
		{ "TXAREFRESH_STATUS", 6, 1 },
		{ "TXBQUIET_STATUS", 5, 1 },
		{ "TXBREFRESH_STATUS", 4, 1 },
		{ "TXCQUIET_STATUS", 3, 1 },
		{ "TXCREFRESH_STATUS", 2, 1 },
		{ "TXDQUIET_STATUS", 1, 1 },
		{ "TXDREFRESH_STATUS", 0, 1 },
	{ "MAC_PORT_HSS_SIGDET_STATUS", 0x3c90c, 0 },
	{ "MAC_PORT_HSS_PL_CTL", 0x3c910, 0 },
		{ "TOV", 16, 8 },
		{ "TSU", 8, 8 },
		{ "IPW", 0, 8 },
	{ "MAC_PORT_RUNT_FRAME", 0x3c914, 0 },
		{ "runtclear", 16, 1 },
		{ "runt", 0, 16 },
	{ "MAC_PORT_EEE_STATUS", 0x3c918, 0 },
		{ "eee_tx_10g_state", 10, 2 },
		{ "eee_rx_10g_state", 8, 2 },
		{ "eee_tx_1g_state", 6, 2 },
		{ "eee_rx_1g_state", 4, 2 },
		{ "pma_rx_refresh", 3, 1 },
		{ "pma_rx_quiet", 2, 1 },
		{ "pma_tx_refresh", 1, 1 },
		{ "pma_tx_quiet", 0, 1 },
	{ "MAC_PORT_CGEN", 0x3c91c, 0 },
		{ "CGEN", 8, 1 },
		{ "sd7_CGEN", 7, 1 },
		{ "sd6_CGEN", 6, 1 },
		{ "sd5_CGEN", 5, 1 },
		{ "sd4_CGEN", 4, 1 },
		{ "sd3_CGEN", 3, 1 },
		{ "sd2_CGEN", 2, 1 },
		{ "sd1_CGEN", 1, 1 },
		{ "sd0_CGEN", 0, 1 },
	{ "MAC_PORT_CGEN_MTIP", 0x3c920, 0 },
		{ "MACSEG5_CGEN", 11, 1 },
		{ "PCSSEG5_CGEN", 10, 1 },
		{ "MACSEG4_CGEN", 9, 1 },
		{ "PCSSEG4_CGEN", 8, 1 },
		{ "MACSEG3_CGEN", 7, 1 },
		{ "PCSSEG3_CGEN", 6, 1 },
		{ "MACSEG2_CGEN", 5, 1 },
		{ "PCSSEG2_CGEN", 4, 1 },
		{ "MACSEG1_CGEN", 3, 1 },
		{ "PCSSEG1_CGEN", 2, 1 },
		{ "MACSEG0_CGEN", 1, 1 },
		{ "PCSSEG0_CGEN", 0, 1 },
	{ "MAC_PORT_TX_TS_ID", 0x3c924, 0 },
	{ "MAC_PORT_TX_TS_VAL_LO", 0x3c928, 0 },
	{ "MAC_PORT_TX_TS_VAL_HI", 0x3c92c, 0 },
	{ "MAC_PORT_EEE_CTL", 0x3c930, 0 },
		{ "EEE_CTRL", 2, 30 },
		{ "TICK_START", 1, 1 },
		{ "En", 0, 1 },
	{ "MAC_PORT_EEE_TX_CTL", 0x3c934, 0 },
		{ "WAKE_TIMER", 16, 16 },
		{ "HSS_TIMER", 5, 4 },
		{ "HSS_CTL", 4, 1 },
		{ "LPI_ACTIVE", 3, 1 },
		{ "LPI_TXHOLD", 2, 1 },
		{ "LPI_REQ", 1, 1 },
		{ "EEE_TX_RESET", 0, 1 },
	{ "MAC_PORT_EEE_RX_CTL", 0x3c938, 0 },
		{ "WAKE_TIMER", 16, 16 },
		{ "HSS_TIMER", 5, 4 },
		{ "HSS_CTL", 4, 1 },
		{ "LPI_IND", 1, 1 },
		{ "EEE_RX_RESET", 0, 1 },
	{ "MAC_PORT_EEE_TX_10G_SLEEP_TIMER", 0x3c93c, 0 },
	{ "MAC_PORT_EEE_TX_10G_QUIET_TIMER", 0x3c940, 0 },
	{ "MAC_PORT_EEE_TX_10G_WAKE_TIMER", 0x3c944, 0 },
	{ "MAC_PORT_EEE_TX_1G_SLEEP_TIMER", 0x3c948, 0 },
	{ "MAC_PORT_EEE_TX_1G_QUIET_TIMER", 0x3c94c, 0 },
	{ "MAC_PORT_EEE_TX_1G_REFRESH_TIMER", 0x3c950, 0 },
	{ "MAC_PORT_EEE_RX_10G_QUIET_TIMER", 0x3c954, 0 },
	{ "MAC_PORT_EEE_RX_10G_WAKE_TIMER", 0x3c958, 0 },
	{ "MAC_PORT_EEE_RX_10G_WF_TIMER", 0x3c95c, 0 },
	{ "MAC_PORT_EEE_RX_1G_QUIET_TIMER", 0x3c960, 0 },
	{ "MAC_PORT_EEE_RX_1G_WAKE_TIMER", 0x3c964, 0 },
	{ "MAC_PORT_EEE_WF_COUNT", 0x3c968, 0 },
		{ "wake_cnt_clr", 16, 1 },
		{ "wake_cnt", 0, 16 },
	{ "MAC_PORT_PTP_TIMER_RD0_LO", 0x3c96c, 0 },
	{ "MAC_PORT_PTP_TIMER_RD0_HI", 0x3c970, 0 },
	{ "MAC_PORT_PTP_TIMER_RD1_LO", 0x3c974, 0 },
	{ "MAC_PORT_PTP_TIMER_RD1_HI", 0x3c978, 0 },
	{ "MAC_PORT_PTP_TIMER_WR_LO", 0x3c97c, 0 },
	{ "MAC_PORT_PTP_TIMER_WR_HI", 0x3c980, 0 },
	{ "MAC_PORT_PTP_TIMER_OFFSET_0", 0x3c984, 0 },
	{ "MAC_PORT_PTP_TIMER_OFFSET_1", 0x3c988, 0 },
	{ "MAC_PORT_PTP_TIMER_OFFSET_2", 0x3c98c, 0 },
	{ "MAC_PORT_PTP_SUM_LO", 0x3c990, 0 },
	{ "MAC_PORT_PTP_SUM_HI", 0x3c994, 0 },
	{ "MAC_PORT_PTP_TIMER_INCR0", 0x3c998, 0 },
		{ "Y", 16, 16 },
		{ "X", 0, 16 },
	{ "MAC_PORT_PTP_TIMER_INCR1", 0x3c99c, 0 },
		{ "Y_TICK", 16, 16 },
		{ "X_TICK", 0, 16 },
	{ "MAC_PORT_PTP_DRIFT_ADJUST_COUNT", 0x3c9a0, 0 },
	{ "MAC_PORT_PTP_OFFSET_ADJUST_FINE", 0x3c9a4, 0 },
		{ "B", 16, 16 },
		{ "A", 0, 16 },
	{ "MAC_PORT_PTP_OFFSET_ADJUST_TOTAL", 0x3c9a8, 0 },
	{ "MAC_PORT_PTP_CFG", 0x3c9ac, 0 },
		{ "FRZ", 18, 1 },
		{ "OFFSER_ADJUST_SIGN", 17, 1 },
		{ "ADD_OFFSET", 16, 1 },
		{ "CYCLE1", 8, 8 },
		{ "Q", 0, 8 },
	{ "MAC_PORT_MTIP_REVISION", 0x3ca00, 0 },
		{ "CUSTREV", 16, 16 },
		{ "VER", 8, 8 },
		{ "REV", 0, 8 },
	{ "MAC_PORT_MTIP_SCRATCH", 0x3ca04, 0 },
	{ "MAC_PORT_MTIP_COMMAND_CONFIG", 0x3ca08, 0 },
		{ "TX_FLUSH", 22, 1 },
		{ "RX_SFD_ANY", 21, 1 },
		{ "PAUSE_PFC_COMP", 20, 1 },
		{ "PFC_MODE", 19, 1 },
		{ "RS_COL_CNT_EXT", 18, 1 },
		{ "NO_LGTH_CHECK", 17, 1 },
		{ "SEND_IDLE", 16, 1 },
		{ "PHY_TXENA", 15, 1 },
		{ "RX_ERR_DISC", 14, 1 },
		{ "CMD_FRAME_ENA", 13, 1 },
		{ "SW_RESET", 12, 1 },
		{ "TX_PAD_EN", 11, 1 },
		{ "LOOPBACK_EN", 10, 1 },
		{ "TX_ADDR_INS", 9, 1 },
		{ "PAUSE_IGNORE", 8, 1 },
		{ "PAUSE_FWD", 7, 1 },
		{ "CRC_FWD", 6, 1 },
		{ "PAD_EN", 5, 1 },
		{ "PROMIS_EN", 4, 1 },
		{ "WAN_MODE", 3, 1 },
		{ "RX_ENA", 1, 1 },
		{ "TX_ENA", 0, 1 },
	{ "MAC_PORT_MTIP_MAC_ADDR_0", 0x3ca0c, 0 },
	{ "MAC_PORT_MTIP_MAC_ADDR_1", 0x3ca10, 0 },
	{ "MAC_PORT_MTIP_FRM_LENGTH", 0x3ca14, 0 },
	{ "MAC_PORT_MTIP_RX_FIFO_SECTIONS", 0x3ca1c, 0 },
		{ "AVAIL", 16, 16 },
		{ "EMPTY", 0, 16 },
	{ "MAC_PORT_MTIP_TX_FIFO_SECTIONS", 0x3ca20, 0 },
		{ "AVAIL", 16, 16 },
		{ "EMPTY", 0, 16 },
	{ "MAC_PORT_MTIP_RX_FIFO_ALMOST_F_E", 0x3ca24, 0 },
		{ "AlmstFull", 16, 16 },
		{ "AlmstEmpty", 0, 16 },
	{ "MAC_PORT_MTIP_TX_FIFO_ALMOST_F_E", 0x3ca28, 0 },
		{ "AlmstFull", 16, 16 },
		{ "AlmstEmpty", 0, 16 },
	{ "MAC_PORT_MTIP_HASHTABLE_LOAD", 0x3ca2c, 0 },
		{ "ENABLE", 8, 1 },
		{ "ADDR", 0, 6 },
	{ "MAC_PORT_MTIP_MAC_STATUS", 0x3ca40, 0 },
		{ "TS_AVAIL", 3, 1 },
		{ "PHY_LOS", 2, 1 },
		{ "RX_REM_FAULT", 1, 1 },
		{ "RX_LOC_FAULT", 0, 1 },
	{ "MAC_PORT_MTIP_TX_IPG_LENGTH", 0x3ca44, 0 },
	{ "MAC_PORT_MTIP_MAC_CREDIT_TRIGGER", 0x3ca48, 0 },
	{ "MAC_PORT_MTIP_INIT_CREDIT", 0x3ca4c, 0 },
	{ "MAC_PORT_MTIP_CURRENT_CREDIT", 0x3ca50, 0 },
	{ "MAC_PORT_RX_PAUSE_STATUS", 0x3ca74, 0 },
	{ "MAC_PORT_MTIP_TS_TIMESTAMP", 0x3ca7c, 0 },
	{ "MAC_PORT_AFRAMESTRANSMITTEDOK", 0x3ca80, 0 },
	{ "MAC_PORT_AFRAMESTRANSMITTEDOKHI", 0x3ca84, 0 },
	{ "MAC_PORT_AFRAMESRECEIVEDOK", 0x3ca88, 0 },
	{ "MAC_PORT_AFRAMESRECEIVEDOKHI", 0x3ca8c, 0 },
	{ "MAC_PORT_AFRAMECHECKSEQUENCEERRORS", 0x3ca90, 0 },
	{ "MAC_PORT_AFRAMECHECKSEQUENCEERRORSHI", 0x3ca94, 0 },
	{ "MAC_PORT_AALIGNMENTERRORS", 0x3ca98, 0 },
	{ "MAC_PORT_AALIGNMENTERRORSHI", 0x3ca9c, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESTRANSMITTED", 0x3caa0, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESTRANSMITTEDHI", 0x3caa4, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESRECEIVED", 0x3caa8, 0 },
	{ "MAC_PORT_APAUSEMACCTRLFRAMESRECEIVEDHI", 0x3caac, 0 },
	{ "MAC_PORT_AFRAMETOOLONGERRORS", 0x3cab0, 0 },
	{ "MAC_PORT_AFRAMETOOLONGERRORSHI", 0x3cab4, 0 },
	{ "MAC_PORT_AINRANGELENGTHERRORS", 0x3cab8, 0 },
	{ "MAC_PORT_AINRANGELENGTHERRORSHI", 0x3cabc, 0 },
	{ "MAC_PORT_VLANTRANSMITTEDOK", 0x3cac0, 0 },
	{ "MAC_PORT_VLANTRANSMITTEDOKHI", 0x3cac4, 0 },
	{ "MAC_PORT_VLANRECEIVEDOK", 0x3cac8, 0 },
	{ "MAC_PORT_VLANRECEIVEDOKHI", 0x3cacc, 0 },
	{ "MAC_PORT_AOCTETSTRANSMITTEDOK", 0x3cad0, 0 },
	{ "MAC_PORT_AOCTETSTRANSMITTEDOKHI", 0x3cad4, 0 },
	{ "MAC_PORT_AOCTETSRECEIVEDOK", 0x3cad8, 0 },
	{ "MAC_PORT_AOCTETSRECEIVEDOKHI", 0x3cadc, 0 },
	{ "MAC_PORT_IFINUCASTPKTS", 0x3cae0, 0 },
	{ "MAC_PORT_IFINUCASTPKTSHI", 0x3cae4, 0 },
	{ "MAC_PORT_IFINMULTICASTPKTS", 0x3cae8, 0 },
	{ "MAC_PORT_IFINMULTICASTPKTSHI", 0x3caec, 0 },
	{ "MAC_PORT_IFINBROADCASTPKTS", 0x3caf0, 0 },
	{ "MAC_PORT_IFINBROADCASTPKTSHI", 0x3caf4, 0 },
	{ "MAC_PORT_IFOUTERRORS", 0x3caf8, 0 },
	{ "MAC_PORT_IFOUTERRORSHI", 0x3cafc, 0 },
	{ "MAC_PORT_IFOUTUCASTPKTS", 0x3cb08, 0 },
	{ "MAC_PORT_IFOUTUCASTPKTSHI", 0x3cb0c, 0 },
	{ "MAC_PORT_IFOUTMULTICASTPKTS", 0x3cb10, 0 },
	{ "MAC_PORT_IFOUTMULTICASTPKTSHI", 0x3cb14, 0 },
	{ "MAC_PORT_IFOUTBROADCASTPKTS", 0x3cb18, 0 },
	{ "MAC_PORT_IFOUTBROADCASTPKTSHI", 0x3cb1c, 0 },
	{ "MAC_PORT_ETHERSTATSDROPEVENTS", 0x3cb20, 0 },
	{ "MAC_PORT_ETHERSTATSDROPEVENTSHI", 0x3cb24, 0 },
	{ "MAC_PORT_ETHERSTATSOCTETS", 0x3cb28, 0 },
	{ "MAC_PORT_ETHERSTATSOCTETSHI", 0x3cb2c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS", 0x3cb30, 0 },
	{ "MAC_PORT_ETHERSTATSPKTSHI", 0x3cb34, 0 },
	{ "MAC_PORT_ETHERSTATSUNDERSIZEPKTS", 0x3cb38, 0 },
	{ "MAC_PORT_ETHERSTATSUNDERSIZEPKTSHI", 0x3cb3c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS64OCTETS", 0x3cb40, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS64OCTETSHI", 0x3cb44, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS65TO127OCTETS", 0x3cb48, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS65TO127OCTETSHI", 0x3cb4c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS128TO255OCTETS", 0x3cb50, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS128TO255OCTETSHI", 0x3cb54, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS256TO511OCTETS", 0x3cb58, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS256TO511OCTETSHI", 0x3cb5c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS512TO1023OCTETS", 0x3cb60, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS512TO1023OCTETSHI", 0x3cb64, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1024TO1518OCTETS", 0x3cb68, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1024TO1518OCTETSHI", 0x3cb6c, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1519TOMAXOCTETS", 0x3cb70, 0 },
	{ "MAC_PORT_ETHERSTATSPKTS1519TOMAXOCTETSHI", 0x3cb74, 0 },
	{ "MAC_PORT_ETHERSTATSOVERSIZEPKTS", 0x3cb78, 0 },
	{ "MAC_PORT_ETHERSTATSOVERSIZEPKTSHI", 0x3cb7c, 0 },
	{ "MAC_PORT_ETHERSTATSJABBERS", 0x3cb80, 0 },
	{ "MAC_PORT_ETHERSTATSJABBERSHI", 0x3cb84, 0 },
	{ "MAC_PORT_ETHERSTATSFRAGMENTS", 0x3cb88, 0 },
	{ "MAC_PORT_ETHERSTATSFRAGMENTSHI", 0x3cb8c, 0 },
	{ "MAC_PORT_IFINERRORS", 0x3cb90, 0 },
	{ "MAC_PORT_IFINERRORSHI", 0x3cb94, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_0", 0x3cb98, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_0HI", 0x3cb9c, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_1", 0x3cba0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_1HI", 0x3cba4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_2", 0x3cba8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_2HI", 0x3cbac, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_3", 0x3cbb0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_3HI", 0x3cbb4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_4", 0x3cbb8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_4HI", 0x3cbbc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_5", 0x3cbc0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_5HI", 0x3cbc4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_6", 0x3cbc8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_6HI", 0x3cbcc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_7", 0x3cbd0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESTRANSMITTED_7HI", 0x3cbd4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_0", 0x3cbd8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_0HI", 0x3cbdc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_1", 0x3cbe0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_1HI", 0x3cbe4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_2", 0x3cbe8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_2HI", 0x3cbec, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_3", 0x3cbf0, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_3HI", 0x3cbf4, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_4", 0x3cbf8, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_4HI", 0x3cbfc, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_5", 0x3cc00, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_5HI", 0x3cc04, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_6", 0x3cc08, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_6HI", 0x3cc0c, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_7", 0x3cc10, 0 },
	{ "MAC_PORT_ACBFCPAUSEFRAMESRECEIVED_7HI", 0x3cc14, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESTRANSMITTED", 0x3cc18, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESTRANSMITTEDHI", 0x3cc1c, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESRECEIVED", 0x3cc20, 0 },
	{ "MAC_PORT_AMACCONTROLFRAMESRECEIVEDHI", 0x3cc24, 0 },
	{ "MAC_PORT_MTIP_SGMII_CONTROL", 0x3cd00, 0 },
		{ "Reset", 15, 1 },
		{ "Loopback", 14, 1 },
		{ "sppedsel1", 13, 1 },
		{ "AN_EN", 12, 1 },
		{ "PWRDWN", 11, 1 },
		{ "Isolate", 10, 1 },
		{ "AN_RESTART", 9, 1 },
		{ "DPLX", 8, 1 },
		{ "CollisionTest", 7, 1 },
		{ "SpeedSel0", 6, 1 },
	{ "MAC_PORT_MTIP_SGMII_STATUS", 0x3cd04, 0 },
		{ "100BaseT4", 15, 1 },
		{ "100BaseXFullDplx", 14, 1 },
		{ "100BaseXHalfDplx", 13, 1 },
		{ "10MbpsFullDplx", 12, 1 },
		{ "10MbpsHalfDplx", 11, 1 },
		{ "100BaseT2FullDplx", 10, 1 },
		{ "100BaseT2HalfDplx", 9, 1 },
		{ "ExtdStatus", 8, 1 },
		{ "AN_Complete", 5, 1 },
		{ "SGMII_REM_FAULT", 4, 1 },
		{ "AN_Ability", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "JabberDetect", 1, 1 },
		{ "ExtdCapability", 0, 1 },
	{ "MAC_PORT_MTIP_SGMII_PHY_IDENTIFIER_0", 0x3cd08, 0 },
	{ "MAC_PORT_MTIP_SGMII_PHY_IDENTIFIER_1", 0x3cd0c, 0 },
	{ "MAC_PORT_MTIP_SGMII_DEV_ABILITY", 0x3cd10, 0 },
		{ "NP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "RF2", 13, 1 },
		{ "RF1", 12, 1 },
		{ "PS2", 8, 1 },
		{ "PS1", 7, 1 },
		{ "HD", 6, 1 },
		{ "FD", 5, 1 },
	{ "MAC_PORT_MTIP_SGMII_PARTNER_ABILITY", 0x3cd14, 0 },
		{ "CuLinkStatus", 15, 1 },
		{ "ACK", 14, 1 },
		{ "CuDplxStatus", 12, 1 },
		{ "CuSpeed", 10, 2 },
	{ "MAC_PORT_MTIP_SGMII_AN_EXPANSION", 0x3cd18, 0 },
		{ "PgRcvd", 1, 1 },
		{ "RealTimePgRcvd", 0, 1 },
	{ "MAC_PORT_MTIP_SGMII_DEVICE_NP", 0x3cd1c, 0 },
	{ "MAC_PORT_MTIP_SGMII_PARTNER_NP", 0x3cd20, 0 },
	{ "MAC_PORT_MTIP_SGMII_EXTENDED_STATUS", 0x3cd3c, 0 },
	{ "MAC_PORT_MTIP_SGMII_LINK_TIMER_LO", 0x3cd48, 0 },
	{ "MAC_PORT_MTIP_SGMII_LINK_TIMER_HI", 0x3cd4c, 0 },
	{ "MAC_PORT_MTIP_SGMII_IF_MODE", 0x3cd50, 0 },
		{ "SGMII_PCS_ENABLE", 5, 1 },
		{ "SGMII_HDUPLEX", 4, 1 },
		{ "SGMII_SPEED", 2, 2 },
		{ "USE_SGMII_AN", 1, 1 },
		{ "SGMII_ENA", 0, 1 },
	{ "MAC_PORT_MTIP_ACT_CTL_SEG", 0x3d200, 0 },
	{ "MAC_PORT_MTIP_MODE_CTL_SEG", 0x3d204, 0 },
	{ "MAC_PORT_MTIP_TXCLK_CTL_SEG", 0x3d208, 0 },
	{ "MAC_PORT_MTIP_TX_PRMBL_CTL_SEG", 0x3d20c, 0 },
	{ "MAC_PORT_MTIP_WAN_RS_COL_CNT", 0x3d220, 0 },
	{ "MAC_PORT_MTIP_VL_INTVL", 0x3d240, 0 },
		{ "VL_INTVL", 1, 1 },
	{ "MAC_PORT_MTIP_MDIO_CFG_STATUS", 0x3d600, 0 },
		{ "CLK_DIV", 7, 9 },
		{ "CL45_EN", 6, 1 },
		{ "disable_preamble", 5, 1 },
		{ "mdio_hold_time", 2, 3 },
		{ "mdio_read_err", 1, 1 },
		{ "mdio_busy", 0, 1 },
	{ "MAC_PORT_MTIP_MDIO_COMMAND", 0x3d604, 0 },
		{ "read", 15, 1 },
		{ "read_incr", 14, 1 },
		{ "port_addr", 5, 5 },
		{ "dev_addr", 0, 5 },
	{ "MAC_PORT_MTIP_MDIO_DATA", 0x3d608, 0 },
		{ "readbusy", 31, 1 },
		{ "data_word", 0, 16 },
	{ "MAC_PORT_MTIP_MDIO_REGADDR", 0x3d60c, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_0", 0x3da00, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_1", 0x3da04, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_2", 0x3da08, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_3", 0x3da0c, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_4", 0x3da10, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_5", 0x3da14, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_6", 0x3da18, 0 },
	{ "MAC_PORT_MTIP_VLAN_TPID_7", 0x3da1c, 0 },
	{ "MAC_PORT_MTIP_PCS_CTL", 0x3de00, 0 },
		{ "RESET", 15, 1 },
		{ "LPBK", 14, 1 },
		{ "SPEED_SEL1", 13, 1 },
		{ "LP_MODE", 11, 1 },
		{ "SPEED_SEL0", 6, 1 },
		{ "SPEED", 2, 4 },
	{ "MAC_PORT_MTIP_PCS_STATUS1", 0x3de04, 0 },
		{ "FaultDet", 7, 1 },
		{ "rx_link_status", 2, 1 },
		{ "LoPwrAbl", 1, 1 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_ID0", 0x3de08, 0 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_ID1", 0x3de0c, 0 },
	{ "MAC_PORT_MTIP_PCS_SPEED_ABILITY", 0x3de10, 0 },
		{ "100G", 8, 1 },
		{ "40G", 7, 1 },
		{ "10BASE_TL", 1, 1 },
		{ "10G", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_PKG1", 0x3de14, 0 },
		{ "TC", 6, 1 },
		{ "DTEXS", 5, 1 },
		{ "PHYXS", 4, 1 },
		{ "PCS", 3, 1 },
		{ "WIS", 2, 1 },
		{ "PMD_PMA", 1, 1 },
		{ "CL22", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_DEVICE_PKG2", 0x3de18, 0 },
		{ "VendDev2", 15, 1 },
		{ "VendDev1", 14, 1 },
		{ "CL22EXT", 13, 1 },
	{ "MAC_PORT_MTIP_PCS_CTL2", 0x3de1c, 0 },
	{ "MAC_PORT_MTIP_PCS_STATUS2", 0x3de20, 0 },
		{ "Device", 15, 1 },
		{ "TxFault", 7, 1 },
		{ "RxFault", 6, 1 },
		{ "100BASE_R", 5, 1 },
		{ "40GBASE_R", 4, 1 },
		{ "10GBASE_T", 3, 1 },
		{ "10GBASE_W", 2, 1 },
		{ "10GBASE_X", 1, 1 },
		{ "10GBASE_R", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_PKG_ID0", 0x3de38, 0 },
	{ "MAC_PORT_MTIP_PCS_PKG_ID1", 0x3de3c, 0 },
	{ "MAC_PORT_MTIP_PCS_BASER_STATUS1", 0x3de80, 0 },
		{ "RxLinkStatus", 12, 1 },
		{ "RESEREVED", 4, 8 },
		{ "10GPRBS9", 3, 1 },
		{ "10GPRBS31", 2, 1 },
		{ "HiBER", 1, 1 },
		{ "blocklock", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_BASER_STATUS2", 0x3de84, 0 },
		{ "blocklockLL", 15, 1 },
		{ "HiBERLH", 14, 1 },
		{ "HiBERCount", 8, 6 },
		{ "ErrBlkCnt", 0, 8 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A", 0x3de88, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A1", 0x3de8c, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A2", 0x3de90, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_A3", 0x3de94, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B", 0x3de98, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B1", 0x3de9c, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B2", 0x3dea0, 0 },
	{ "MAC_PORT_MTIP_10GBASER_SEED_B3", 0x3dea4, 0 },
	{ "MAC_PORT_MTIP_BASER_TEST_CTRL", 0x3dea8, 0 },
		{ "TXPRBS9", 6, 1 },
		{ "RXPRBS31", 5, 1 },
		{ "TXPRBS31", 4, 1 },
		{ "TxTestPatEn", 3, 1 },
		{ "RxTestPatEn", 2, 1 },
		{ "TestPatSel", 1, 1 },
		{ "DataPatSel", 0, 1 },
	{ "MAC_PORT_MTIP_BASER_TEST_ERR_CNT", 0x3deac, 0 },
	{ "MAC_PORT_MTIP_BER_HIGH_ORDER_CNT", 0x3deb0, 0 },
	{ "MAC_PORT_MTIP_BLK_HIGH_ORDER_CNT", 0x3deb4, 0 },
		{ "HiCountPrsnt", 15, 1 },
		{ "BLOCK_CNT_HI", 0, 14 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS1", 0x3dec8, 0 },
		{ "alignstatus", 12, 1 },
		{ "Lane7", 7, 1 },
		{ "Lane6", 6, 1 },
		{ "Lane5", 5, 1 },
		{ "Lane4", 4, 1 },
		{ "Lane3", 3, 1 },
		{ "Lane2", 2, 1 },
		{ "Lane1", 1, 1 },
		{ "Lane0", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS2", 0x3decc, 0 },
		{ "Lane19", 11, 1 },
		{ "Lane18", 10, 1 },
		{ "Lane17", 9, 1 },
		{ "Lane16", 8, 1 },
		{ "Lane15", 7, 1 },
		{ "Lane14", 6, 1 },
		{ "Lane13", 5, 1 },
		{ "Lane12", 4, 1 },
		{ "Lane11", 3, 1 },
		{ "Lane10", 2, 1 },
		{ "Lane9", 1, 1 },
		{ "Lane8", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS3", 0x3ded0, 0 },
		{ "AMLOCK7", 7, 1 },
		{ "AMLOCK6", 6, 1 },
		{ "AMLOCK5", 5, 1 },
		{ "AMLOCK4", 4, 1 },
		{ "AMLOCK3", 3, 1 },
		{ "AMLOCK2", 2, 1 },
		{ "AMLOCK1", 1, 1 },
		{ "AMLOCK0", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_MULTI_LANE_ALIGN_STATUS4", 0x3ded4, 0 },
		{ "AMLOCK19", 11, 1 },
		{ "AMLOCK18", 10, 1 },
		{ "AMLOCK17", 9, 1 },
		{ "AMLOCK16", 8, 1 },
		{ "AMLOCK15", 7, 1 },
		{ "AMLOCK14", 6, 1 },
		{ "AMLOCK13", 5, 1 },
		{ "AMLOCK12", 4, 1 },
		{ "AMLOCK11", 3, 1 },
		{ "AMLOCK10", 2, 1 },
		{ "AMLOCK9", 1, 1 },
		{ "AMLOCK8", 0, 1 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_0", 0x3df68, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_1", 0x3df6c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_2", 0x3df70, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_3", 0x3df74, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_4", 0x3df78, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_5", 0x3df7c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_6", 0x3df80, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_7", 0x3df84, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_8", 0x3df88, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_9", 0x3df8c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_10", 0x3df90, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_11", 0x3df94, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_12", 0x3df98, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_13", 0x3df9c, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_14", 0x3dfa0, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_15", 0x3dfa4, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_16", 0x3dfa8, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_17", 0x3dfac, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_18", 0x3dfb0, 0 },
	{ "MAC_PORT_MTIP_PCS_BIP_ERR_CNT_19", 0x3dfb4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_0", 0x3dfb8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_1", 0x3dfbc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_2", 0x3dfc0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_3", 0x3dfc4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_4", 0x3dfc8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_5", 0x3dfcc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_6", 0x3dfd0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_7", 0x3dfd4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_8", 0x3dfd8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_9", 0x3dfdc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_10", 0x3dfe0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_11", 0x3dfe4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_12", 0x3dfe8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_13", 0x3dfec, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_14", 0x3dff0, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_15", 0x3dff4, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_16", 0x3dff8, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_17", 0x3dffc, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_18", 0x3e000, 0 },
	{ "MAC_PORT_MTIP_PCS_LANE_MAP_19", 0x3e004, 0 },
	{ "MAC_PORT_BEAN_CTL", 0x3e200, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS", 0x3e204, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0", 0x3e208, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1", 0x3e20c, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2", 0x3e210, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0", 0x3e214, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1", 0x3e218, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2", 0x3e21c, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT", 0x3e220, 0 },
	{ "MAC_PORT_BEAN_XNP_0", 0x3e224, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1", 0x3e228, 0 },
	{ "MAC_PORT_BEAN_XNP_2", 0x3e22c, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0", 0x3e230, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1", 0x3e234, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2", 0x3e238, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS", 0x3e23c, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_BEAN_CTL_LANE1", 0x3e240, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS_LANE1", 0x3e244, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0_LANE1", 0x3e248, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1_LANE1", 0x3e24c, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2_LANE1", 0x3e250, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0_LANE1", 0x3e254, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1_LANE1", 0x3e258, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2_LANE1", 0x3e25c, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT_LANE1", 0x3e260, 0 },
	{ "MAC_PORT_BEAN_XNP_0_LANE1", 0x3e264, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1_LANE1", 0x3e268, 0 },
	{ "MAC_PORT_BEAN_XNP_2_LANE1", 0x3e26c, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0_LANE1", 0x3e270, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1_LANE1", 0x3e274, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2_LANE1", 0x3e278, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS_LANE1", 0x3e27c, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_BEAN_CTL_LANE2", 0x3e280, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS_LANE2", 0x3e284, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0_LANE2", 0x3e288, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1_LANE2", 0x3e28c, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2_LANE2", 0x3e290, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0_LANE2", 0x3e294, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1_LANE2", 0x3e298, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2_LANE2", 0x3e29c, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT_LANE2", 0x3e2a0, 0 },
	{ "MAC_PORT_BEAN_XNP_0_LANE2", 0x3e2a4, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1_LANE2", 0x3e2a8, 0 },
	{ "MAC_PORT_BEAN_XNP_2_LANE2", 0x3e2ac, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0_LANE2", 0x3e2b0, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1_LANE2", 0x3e2b4, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2_LANE2", 0x3e2b8, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS_LANE2", 0x3e2bc, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_BEAN_CTL_LANE3", 0x3e2c0, 0 },
		{ "AN_RESET", 15, 1 },
		{ "EXT_NXP_CTRL", 13, 1 },
		{ "BEAN_EN", 12, 1 },
		{ "RESTART_BEAN", 9, 1 },
	{ "MAC_PORT_BEAN_STATUS_LANE3", 0x3e2c4, 0 },
		{ "PDF", 9, 1 },
		{ "EXT_NXP_STATUS", 7, 1 },
		{ "PAGE_RCVD", 6, 1 },
		{ "BEAN_COMPLETE", 5, 1 },
		{ "REM_FAULT_STATUS", 4, 1 },
		{ "BEAN_ABILITY", 3, 1 },
		{ "LINK_STATUS", 2, 1 },
		{ "LP_BEAN_ABILITY", 0, 1 },
	{ "MAC_PORT_BEAN_ABILITY_0_LANE3", 0x3e2c8, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_1_LANE3", 0x3e2cc, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_ABILITY_2_LANE3", 0x3e2d0, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_REM_ABILITY_0_LANE3", 0x3e2d4, 0 },
		{ "NXP", 15, 1 },
		{ "ACK", 14, 1 },
		{ "REM_FAULT", 13, 1 },
		{ "PAUSE_ABILITY", 10, 3 },
		{ "ECHO_NONCE", 5, 5 },
		{ "SELECTOR", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_1_LANE3", 0x3e2d8, 0 },
		{ "TECH_ABILITY_1", 5, 11 },
		{ "TX_NONCE", 0, 5 },
	{ "MAC_PORT_BEAN_REM_ABILITY_2_LANE3", 0x3e2dc, 0 },
		{ "T5_FEC_ABILITY", 14, 2 },
		{ "TECH_ABILITY_2", 0, 14 },
	{ "MAC_PORT_BEAN_MS_COUNT_LANE3", 0x3e2e0, 0 },
	{ "MAC_PORT_BEAN_XNP_0_LANE3", 0x3e2e4, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_BEAN_XNP_1_LANE3", 0x3e2e8, 0 },
	{ "MAC_PORT_BEAN_XNP_2_LANE3", 0x3e2ec, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_0_LANE3", 0x3e2f0, 0 },
		{ "XNP", 15, 1 },
		{ "ACKNOWLEDGE", 14, 1 },
		{ "MP", 13, 1 },
		{ "ACK2", 12, 1 },
		{ "TOGGLE", 11, 1 },
		{ "MU", 0, 11 },
	{ "MAC_PORT_LP_BEAN_XNP_1_LANE3", 0x3e2f4, 0 },
	{ "MAC_PORT_LP_BEAN_XNP_2_LANE3", 0x3e2f8, 0 },
	{ "MAC_PORT_BEAN_ETH_STATUS_LANE3", 0x3e2fc, 0 },
		{ "100GCR10", 8, 1 },
		{ "40GCR4", 6, 1 },
		{ "40GKR4", 5, 1 },
		{ "FEC", 4, 1 },
		{ "10GKR", 3, 1 },
		{ "10GKX4", 2, 1 },
		{ "1GKX", 1, 1 },
	{ "MAC_PORT_FEC_KR_CONTROL", 0x3e600, 0 },
		{ "enable_tr", 1, 1 },
		{ "restart_tr", 0, 1 },
	{ "MAC_PORT_FEC_KR_STATUS", 0x3e604, 0 },
		{ "fecKRsigdet", 15, 1 },
		{ "train_fail", 3, 1 },
		{ "startup_status", 2, 1 },
		{ "frame_lock", 1, 1 },
		{ "rx_status", 0, 1 },
	{ "MAC_PORT_FEC_KR_LP_COEFF", 0x3e608, 0 },
		{ "Preset", 13, 1 },
		{ "Initialize", 12, 1 },
		{ "CP1_UPD", 4, 2 },
		{ "C0_UPD", 2, 2 },
		{ "CN1_UPD", 0, 2 },
	{ "MAC_PORT_FEC_KR_LP_STAT", 0x3e60c, 0 },
		{ "rx_ready", 15, 1 },
		{ "CP1_STAT", 4, 2 },
		{ "C0_STAT", 2, 2 },
		{ "CN1_STAT", 0, 2 },
	{ "MAC_PORT_FEC_KR_LD_COEFF", 0x3e610, 0 },
		{ "Preset", 13, 1 },
		{ "Initialize", 12, 1 },
		{ "CP1_UPD", 4, 2 },
		{ "C0_UPD", 2, 2 },
		{ "CN1_UPD", 0, 2 },
	{ "MAC_PORT_FEC_KR_LD_STAT", 0x3e614, 0 },
		{ "rx_ready", 15, 1 },
		{ "CP1_STAT", 4, 2 },
		{ "C0_STAT", 2, 2 },
		{ "CN1_STAT", 0, 2 },
	{ "MAC_PORT_FEC_ABILITY", 0x3e618, 0 },
		{ "fec_ind_ability", 1, 1 },
		{ "ability", 0, 1 },
	{ "MAC_PORT_FEC_CONTROL", 0x3e61c, 0 },
		{ "fec_en_err_ind", 1, 1 },
		{ "fec_en", 0, 1 },
	{ "MAC_PORT_FEC_STATUS", 0x3e620, 0 },
		{ "FEC_LOCKED_100", 1, 1 },
		{ "FEC_LOCKED", 0, 1 },
	{ "MAC_PORT_FEC_CERR_CNT_0", 0x3e624, 0 },
	{ "MAC_PORT_FEC_CERR_CNT_1", 0x3e628, 0 },
	{ "MAC_PORT_FEC_NCERR_CNT_0", 0x3e62c, 0 },
	{ "MAC_PORT_FEC_NCERR_CNT_1", 0x3e630, 0 },
	{ "MAC_PORT_AE_RX_COEF_REQ", 0x3ea00, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT", 0x3ea04, 0 },
		{ "T5_AE0_RXSTAT_RDY", 15, 1 },
		{ "T5_AE0_RXSTAT_C2", 4, 2 },
		{ "T5_AE0_RXSTAT_C1", 2, 2 },
		{ "T5_AE0_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ", 0x3ea08, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT", 0x3ea0c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE", 0x3ea10, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL", 0x3ea14, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL", 0x3ea18, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE", 0x3ea1c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_RX_COEF_REQ_1", 0x3ea20, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT_1", 0x3ea24, 0 },
		{ "T5_AE1_RXSTAT_RDY", 15, 1 },
		{ "T5_AE1_RXSTAT_C2", 4, 2 },
		{ "T5_AE1_RXSTAT_C1", 2, 2 },
		{ "T5_AE1_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ_1", 0x3ea28, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT_1", 0x3ea2c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE_1", 0x3ea30, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL_1", 0x3ea34, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL_1", 0x3ea38, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE_1", 0x3ea3c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_RX_COEF_REQ_2", 0x3ea40, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT_2", 0x3ea44, 0 },
		{ "T5_AE2_RXSTAT_RDY", 15, 1 },
		{ "T5_AE2_RXSTAT_C2", 4, 2 },
		{ "T5_AE2_RXSTAT_C1", 2, 2 },
		{ "T5_AE2_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ_2", 0x3ea48, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT_2", 0x3ea4c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE_2", 0x3ea50, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL_2", 0x3ea54, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL_2", 0x3ea58, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE_2", 0x3ea5c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_RX_COEF_REQ_3", 0x3ea60, 0 },
		{ "RXREQ_CPRE", 13, 1 },
		{ "RXREQ_CINIT", 12, 1 },
		{ "T5_RXREQ_C2", 4, 2 },
		{ "T5_RXREQ_C1", 2, 2 },
		{ "T5_RXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_RX_COEF_STAT_3", 0x3ea64, 0 },
		{ "T5_AE3_RXSTAT_RDY", 15, 1 },
		{ "T5_AE3_RXSTAT_C2", 4, 2 },
		{ "T5_AE3_RXSTAT_C1", 2, 2 },
		{ "T5_AE3_RXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_REQ_3", 0x3ea68, 0 },
		{ "TXREQ_CPRE", 13, 1 },
		{ "TXREQ_CINIT", 12, 1 },
		{ "T5_TXREQ_C2", 4, 2 },
		{ "T5_TXREQ_C1", 2, 2 },
		{ "T5_TXREQ_C0", 0, 2 },
	{ "MAC_PORT_AE_TX_COEF_STAT_3", 0x3ea6c, 0 },
		{ "TXSTAT_RDY", 15, 1 },
		{ "T5_TXSTAT_C2", 4, 2 },
		{ "T5_TXSTAT_C1", 2, 2 },
		{ "T5_TXSTAT_C0", 0, 2 },
	{ "MAC_PORT_AE_REG_MODE_3", 0x3ea70, 0 },
		{ "AET_RSVD", 7, 1 },
		{ "AET_ENABLE", 6, 1 },
		{ "MAN_DEC", 4, 2 },
		{ "MANUAL_RDY", 3, 1 },
		{ "MWT_DISABLE", 2, 1 },
		{ "MDIO_OVR", 1, 1 },
		{ "STICKY_MODE", 0, 1 },
	{ "MAC_PORT_AE_PRBS_CTL_3", 0x3ea74, 0 },
		{ "PRBS_CHK_ERRCNT", 8, 8 },
		{ "PRBS_SYNCCNT", 5, 3 },
		{ "PRBS_CHK_SYNC", 4, 1 },
		{ "PRBS_CHK_RST", 3, 1 },
		{ "PRBS_CHK_OFF", 2, 1 },
		{ "PRBS_GEN_FRCERR", 1, 1 },
		{ "PRBS_GEN_OFF", 0, 1 },
	{ "MAC_PORT_AE_FSM_CTL_3", 0x3ea78, 0 },
		{ "CIN_ENABLE", 15, 1 },
		{ "FSM_TR_LCL", 14, 1 },
		{ "FSM_GDMRK", 11, 3 },
		{ "FSM_BADMRK", 8, 3 },
		{ "FSM_TR_FAIL", 7, 1 },
		{ "FSM_TR_ACT", 6, 1 },
		{ "FSM_FRM_LCK", 5, 1 },
		{ "FSM_TR_COMP", 4, 1 },
		{ "MC_RX_RDY", 3, 1 },
		{ "FSM_CU_DIS", 2, 1 },
		{ "FSM_TR_RST", 1, 1 },
		{ "FSM_TR_EN", 0, 1 },
	{ "MAC_PORT_AE_FSM_STATE_3", 0x3ea7c, 0 },
		{ "CC2FSM_STATE", 13, 3 },
		{ "CC1FSM_STATE", 10, 3 },
		{ "CC0FSM_STATE", 7, 3 },
		{ "FLFSM_STATE", 4, 3 },
		{ "TFSM_STATE", 0, 3 },
	{ "MAC_PORT_AE_TX_DIS", 0x3ea80, 0 },
	{ "MAC_PORT_AE_KR_CTRL", 0x3ea84, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET", 0x3ea88, 0 },
	{ "MAC_PORT_AE_KR_STATUS", 0x3ea8c, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AE_TX_DIS_1", 0x3ea90, 0 },
	{ "MAC_PORT_AE_KR_CTRL_1", 0x3ea94, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET_1", 0x3ea98, 0 },
	{ "MAC_PORT_AE_KR_STATUS_1", 0x3ea9c, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AE_TX_DIS_2", 0x3eaa0, 0 },
	{ "MAC_PORT_AE_KR_CTRL_2", 0x3eaa4, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET_2", 0x3eaa8, 0 },
	{ "MAC_PORT_AE_KR_STATUS_2", 0x3eaac, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AE_TX_DIS_3", 0x3eab0, 0 },
	{ "MAC_PORT_AE_KR_CTRL_3", 0x3eab4, 0 },
		{ "Training_Enable", 1, 1 },
		{ "Restart_Training", 0, 1 },
	{ "MAC_PORT_AE_RX_SIGDET_3", 0x3eab8, 0 },
	{ "MAC_PORT_AE_KR_STATUS_3", 0x3eabc, 0 },
		{ "Training_Failure", 3, 1 },
		{ "Training", 2, 1 },
		{ "Frame_Lock", 1, 1 },
		{ "RX_Trained", 0, 1 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_0", 0x3eb00, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_0", 0x3eb04, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_0", 0x3eb08, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_0", 0x3eb0c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_0", 0x3eb10, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_1", 0x3eb20, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_1", 0x3eb24, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_1", 0x3eb28, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_1", 0x3eb2c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_1", 0x3eb30, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_2", 0x3eb40, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_2", 0x3eb44, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_2", 0x3eb48, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_2", 0x3eb4c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_2", 0x3eb50, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_AET_STAGE_CONFIGURATION_3", 0x3eb60, 0 },
		{ "EN_HOLD_FAIL", 14, 1 },
		{ "INIT_METH", 12, 2 },
		{ "CE_DECS", 8, 4 },
		{ "EN_ZFE", 7, 1 },
		{ "EN_GAIN_TOG", 6, 1 },
		{ "EN_AI_C1", 5, 1 },
		{ "EN_MAX_ST", 4, 1 },
		{ "EN_H1T_EQ", 3, 1 },
		{ "H1TEQ_GOAL", 0, 3 },
	{ "MAC_PORT_AET_SIGNAL_LOSS_DETECTION_3", 0x3eb64, 0 },
		{ "GAIN_TH", 6, 5 },
		{ "EN_SD_TH", 5, 1 },
		{ "EN_AMIN_TH", 4, 1 },
		{ "AMIN_TH", 0, 4 },
	{ "MAC_PORT_AET_ZFE_LIMITS_3", 0x3eb68, 0 },
		{ "ACC_LIM", 8, 4 },
		{ "CNV_LIM", 4, 4 },
		{ "TOG_LIM", 0, 4 },
	{ "MAC_PORT_AET_BOOTSTRAP_LOOKUP_TABLE_3", 0x3eb6c, 0 },
		{ "BOOT_LUT7", 12, 4 },
		{ "BOOT_LUT6", 8, 4 },
		{ "BOOT_LUT45", 4, 4 },
		{ "BOOT_LUT0123", 2, 2 },
		{ "BOOT_DEC_C0", 1, 1 },
	{ "MAC_PORT_AET_STATUS_3", 0x3eb70, 0 },
		{ "AET_STAT", 9, 4 },
		{ "NEU_STATE", 5, 4 },
		{ "CTRL_STATE", 0, 5 },
	{ "MAC_PORT_ANALOG_TEST_MUX", 0x3f814, 0 },
	{ "MAC_PORT_BANDGAP_CONTROL", 0x3f82c, 0 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_CONTROL", 0x3f880, 0 },
		{ "RCCTL1", 5, 1 },
		{ "RCCTL0", 4, 1 },
		{ "RCAMP1", 3, 1 },
		{ "RCAMP0", 2, 1 },
		{ "RCAMPEN", 1, 1 },
		{ "RCRST", 0, 1 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_STATUS_1", 0x3f884, 0 },
		{ "RCERR", 1, 1 },
		{ "RCCOMP", 0, 1 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_STATUS_2", 0x3f888, 0 },
	{ "MAC_PORT_RESISTOR_CALIBRATION_STATUS_3", 0x3f88c, 0 },
	{ "MAC_PORT_MACRO_TEST_CONTROL_6", 0x3f8e8, 0 },
		{ "LBIST", 7, 1 },
		{ "LOGICTEST", 6, 1 },
		{ "MAVDHI", 5, 1 },
		{ "AUXEN", 4, 1 },
		{ "JTAGMD", 3, 1 },
		{ "RXACMODE", 2, 1 },
		{ "HSSACJPC", 1, 1 },
		{ "HSSACJAC", 0, 1 },
	{ "MAC_PORT_MACRO_TEST_CONTROL_5", 0x3f8ec, 0 },
		{ "REFVALIDD", 6, 1 },
		{ "REFVALIDC", 5, 1 },
		{ "REFVALIDB", 4, 1 },
		{ "REFVALIDA", 3, 1 },
		{ "REFSELRESET", 2, 1 },
		{ "SOFTRESET", 1, 1 },
		{ "MACROTEST", 0, 1 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_0", 0x3fb00, 0 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_1", 0x3fb04, 0 },
		{ "LDET", 4, 1 },
		{ "CCERR", 3, 1 },
		{ "CCCMP", 2, 1 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_2", 0x3fb08, 0 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_3", 0x3fb0c, 0 },
		{ "FMIN", 3, 1 },
		{ "FMAX", 2, 1 },
		{ "CVHOLD", 1, 1 },
	{ "MAC_PORT_PLLA_VCO_COARSE_CALIBRATION_4", 0x3fb10, 0 },
		{ "CMETH", 2, 1 },
		{ "RECAL", 1, 1 },
		{ "CCLD", 0, 1 },
	{ "MAC_PORT_PLLA_CHARGE_PUMP_CONTROL", 0x3fb28, 0 },
	{ "MAC_PORT_PLLA_PCLK_CONTROL", 0x3fb3c, 0 },
		{ "SPEDIV", 3, 5 },
		{ "PCKSEL", 0, 3 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_CONTROL", 0x3fb40, 0 },
		{ "EMIL", 2, 1 },
		{ "EMID", 1, 1 },
		{ "EMIS", 0, 1 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_1", 0x3fb44, 0 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_2", 0x3fb48, 0 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_3", 0x3fb4c, 0 },
	{ "MAC_PORT_PLLA_EYE_METRICS_INTERVAL_LIMIT_4", 0x3fb50, 0 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_4", 0x3fbf0, 0 },
		{ "VBST", 1, 3 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_3", 0x3fbf4, 0 },
		{ "RESYNC", 6, 1 },
		{ "RXCLKSEL", 5, 1 },
		{ "FRCBAND", 4, 1 },
		{ "PLLBYP", 3, 1 },
		{ "PDWNP", 2, 1 },
		{ "VCOSEL", 1, 1 },
		{ "DIVSEL8", 0, 1 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_2", 0x3fbf8, 0 },
	{ "MAC_PORT_PLLA_MACRO_TEST_CONTROL_1", 0x3fbfc, 0 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_0", 0x3fc00, 0 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_1", 0x3fc04, 0 },
		{ "LDET", 4, 1 },
		{ "CCERR", 3, 1 },
		{ "CCCMP", 2, 1 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_2", 0x3fc08, 0 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_3", 0x3fc0c, 0 },
		{ "FMIN", 3, 1 },
		{ "FMAX", 2, 1 },
		{ "CVHOLD", 1, 1 },
	{ "MAC_PORT_PLLB_VCO_COARSE_CALIBRATION_4", 0x3fc10, 0 },
		{ "CMETH", 2, 1 },
		{ "RECAL", 1, 1 },
		{ "CCLD", 0, 1 },
	{ "MAC_PORT_PLLB_CHARGE_PUMP_CONTROL", 0x3fc28, 0 },
	{ "MAC_PORT_PLLB_PCLK_CONTROL", 0x3fc3c, 0 },
		{ "SPEDIV", 3, 5 },
		{ "PCKSEL", 0, 3 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_CONTROL", 0x3fc40, 0 },
		{ "EMIL", 2, 1 },
		{ "EMID", 1, 1 },
		{ "EMIS", 0, 1 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_1", 0x3fc44, 0 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_2", 0x3fc48, 0 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_3", 0x3fc4c, 0 },
	{ "MAC_PORT_PLLB_EYE_METRICS_INTERVAL_LIMIT_4", 0x3fc50, 0 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_4", 0x3fcf0, 0 },
		{ "VBST", 1, 3 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_3", 0x3fcf4, 0 },
		{ "RESYNC", 6, 1 },
		{ "RXCLKSEL", 5, 1 },
		{ "FRCBAND", 4, 1 },
		{ "PLLBYP", 3, 1 },
		{ "PDWNP", 2, 1 },
		{ "VCOSEL", 1, 1 },
		{ "DIVSEL8", 0, 1 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_2", 0x3fcf8, 0 },
	{ "MAC_PORT_PLLB_MACRO_TEST_CONTROL_1", 0x3fcfc, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_CONFIGURATION_MODE", 0x3f000, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TEST_CONTROL", 0x3f004, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_COEFFICIENT_CONTROL", 0x3f008, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DRIVER_MODE_CONTROL", 0x3f00c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x3f010, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x3f014, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x3f018, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3f01c, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT", 0x3f020, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT", 0x3f024, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT", 0x3f028, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_AMPLITUDE", 0x3f030, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_POLARITY", 0x3f034, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x3f038, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3f03c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x3f040, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x3f044, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x3f048, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x3f060, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x3f064, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x3f068, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x3f070, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x3f074, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x3f078, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3f07c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x3f080, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x3f084, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x3f088, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_CONTROL", 0x3f08c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_OVERRIDE", 0x3f090, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_APPLIED", 0x3f094, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_DCC_TIME_OUT", 0x3f098, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AZ_CONTROL", 0x3f09c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_4", 0x3f0f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_3", 0x3f0f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_2", 0x3f0f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_MACRO_TEST_CONTROL_1", 0x3f0fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x3c000, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x3c008, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x3c010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x3c018, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x3c020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x3c028, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x3c030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x3c038, 0 },
	{ "MAC_PORT_TX_LINKA_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x3c040, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_CONFIGURATION_MODE", 0x3f100, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TEST_CONTROL", 0x3f104, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_COEFFICIENT_CONTROL", 0x3f108, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DRIVER_MODE_CONTROL", 0x3f10c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x3f110, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x3f114, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x3f118, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3f11c, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT", 0x3f120, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT", 0x3f124, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT", 0x3f128, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_AMPLITUDE", 0x3f130, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_POLARITY", 0x3f134, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x3f138, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3f13c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x3f140, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x3f144, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x3f148, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x3f160, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x3f164, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x3f168, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x3f170, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x3f174, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x3f178, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3f17c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x3f180, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x3f184, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x3f188, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_CONTROL", 0x3f18c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_OVERRIDE", 0x3f190, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_APPLIED", 0x3f194, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_DCC_TIME_OUT", 0x3f198, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AZ_CONTROL", 0x3f19c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_4", 0x3f1f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_3", 0x3f1f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_2", 0x3f1f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_MACRO_TEST_CONTROL_1", 0x3f1fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x3c000, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x3c008, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x3c010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x3c018, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x3c020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x3c028, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x3c030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x3c038, 0 },
	{ "MAC_PORT_TX_LINKB_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x3c040, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_CONFIGURATION_MODE", 0x3f400, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TEST_CONTROL", 0x3f404, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_COEFFICIENT_CONTROL", 0x3f408, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DRIVER_MODE_CONTROL", 0x3f40c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x3f410, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x3f414, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x3f418, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3f41c, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT", 0x3f420, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT", 0x3f424, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT", 0x3f428, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_AMPLITUDE", 0x3f430, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_POLARITY", 0x3f434, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x3f438, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3f43c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x3f440, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x3f444, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x3f448, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x3f460, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x3f464, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x3f468, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x3f470, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x3f474, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x3f478, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3f47c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x3f480, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x3f484, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x3f488, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_CONTROL", 0x3f48c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_OVERRIDE", 0x3f490, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_APPLIED", 0x3f494, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_DCC_TIME_OUT", 0x3f498, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AZ_CONTROL", 0x3f49c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_4", 0x3f4f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_3", 0x3f4f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_2", 0x3f4f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_MACRO_TEST_CONTROL_1", 0x3f4fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x3c000, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x3c008, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x3c010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x3c018, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x3c020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x3c028, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x3c030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x3c038, 0 },
	{ "MAC_PORT_TX_LINKC_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x3c040, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_CONFIGURATION_MODE", 0x3f500, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TEST_CONTROL", 0x3f504, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_COEFFICIENT_CONTROL", 0x3f508, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DRIVER_MODE_CONTROL", 0x3f50c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x3f510, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x3f514, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x3f518, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3f51c, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT", 0x3f520, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT", 0x3f524, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT", 0x3f528, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_AMPLITUDE", 0x3f530, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_POLARITY", 0x3f534, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x3f538, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3f53c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x3f540, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x3f544, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x3f548, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x3f560, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x3f564, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x3f568, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x3f570, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x3f574, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x3f578, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3f57c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x3f580, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x3f584, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x3f588, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_CONTROL", 0x3f58c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_OVERRIDE", 0x3f590, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_APPLIED", 0x3f594, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_DCC_TIME_OUT", 0x3f598, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AZ_CONTROL", 0x3f59c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_4", 0x3f5f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_3", 0x3f5f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_2", 0x3f5f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_MACRO_TEST_CONTROL_1", 0x3f5fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x3c000, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x3c008, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x3c010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x3c018, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x3c020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x3c028, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x3c030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x3c038, 0 },
	{ "MAC_PORT_TX_LINKD_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x3c040, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_CONFIGURATION_MODE", 0x3f900, 0 },
		{ "T5_TX_LINKEN", 15, 1 },
		{ "T5_TX_LINKRST", 14, 1 },
		{ "T5_TX_CFGWRT", 13, 1 },
		{ "T5_TX_CFGPTR", 11, 2 },
		{ "T5_TX_CFGEXT", 10, 1 },
		{ "T5_TX_CFGACT", 9, 1 },
		{ "T5_TX_RSYNCC", 8, 1 },
		{ "T5_TX_PLLSEL", 6, 2 },
		{ "T5_TX_EXTC16", 5, 1 },
		{ "T5_TX_DCKSEL", 4, 1 },
		{ "T5_TX_RXLOOP", 3, 1 },
		{ "T5_TX_BWSEL", 2, 1 },
		{ "T5_TX_RTSEL", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TEST_CONTROL", 0x3f904, 0 },
		{ "SPSEL", 11, 3 },
		{ "AFDWEN", 7, 1 },
		{ "PRST", 4, 1 },
		{ "TPGMD", 3, 1 },
		{ "TPSEL", 0, 3 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_COEFFICIENT_CONTROL", 0x3f908, 0 },
		{ "ZCALOVRD", 8, 1 },
		{ "AMMODE", 7, 1 },
		{ "AEPOL", 6, 1 },
		{ "AESRC", 5, 1 },
		{ "EQMODE", 4, 1 },
		{ "OCOEF", 3, 1 },
		{ "COEFRST", 2, 1 },
		{ "ALOAD", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DRIVER_MODE_CONTROL", 0x3f90c, 0 },
		{ "T5DRVHIZ", 5, 1 },
		{ "T5SASIMP", 4, 1 },
		{ "T5SLEW", 2, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DRIVER_OVERRIDE_CONTROL", 0x3f910, 0 },
		{ "T5C2BUFDCEN", 5, 1 },
		{ "T5DCCEN", 4, 1 },
		{ "T5REGBYP", 3, 1 },
		{ "T5REGAEN", 2, 1 },
		{ "T5REGAMP", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCLK_ROTATOR_OVERRIDE", 0x3f914, 0 },
		{ "RSTEP", 15, 1 },
		{ "RLOCK", 14, 1 },
		{ "RPOS", 8, 6 },
		{ "DCLKSAM", 7, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_IMPEDANCE_CALIBRATION_OVERRIDE", 0x3f918, 0 },
		{ "CALSSTN", 3, 3 },
		{ "CALSSTP", 0, 3 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCLK_DRIFT_TOLERANCE", 0x3f91c, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT", 0x3f920, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT", 0x3f924, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT", 0x3f928, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_AMPLITUDE", 0x3f930, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_POLARITY", 0x3f934, 0 },
		{ "TXPOL", 4, 3 },
		{ "NXTPOL", 0, 3 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_COMMAND", 0x3f938, 0 },
		{ "CPREST", 13, 1 },
		{ "CINIT", 12, 1 },
		{ "C2UPDT", 4, 2 },
		{ "C1UPDT", 2, 2 },
		{ "C0UPDT", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_ADAPTIVE_EQUALIZATION_STATUS", 0x3f93c, 0 },
		{ "C2STAT", 4, 2 },
		{ "C1STAT", 2, 2 },
		{ "C0STAT", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT_OVERRIDE", 0x3f940, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT_OVERRIDE", 0x3f944, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT_OVERRIDE", 0x3f948, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_0_COEFFICIENT_APPLIED", 0x3f960, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_1_COEFFICIENT_APPLIED", 0x3f964, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_TAP_2_COEFFICIENT_APPLIED", 0x3f968, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_DISABLE_APPLIED_1", 0x3f970, 0 },
		{ "MAINSC", 6, 6 },
		{ "POSTSC", 0, 6 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_SEGMENT_DISABLE_APPLIED_2", 0x3f974, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_EXTENDED_ADDRESS_DATA", 0x3f978, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_EXTENDED_ADDRESS_ADDR", 0x3f97c, 0 },
		{ "T5XADDR", 1, 5 },
		{ "T5XWR", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTES_1_0", 0x3f980, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTES_3_2", 0x3f984, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_PATTERN_BUFFER_BYTE_4", 0x3f988, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_CONTROL", 0x3f98c, 0 },
		{ "DCCTIMEDOUT", 15, 1 },
		{ "DCCTIMEEN", 14, 1 },
		{ "DCCLOCK", 13, 1 },
		{ "DCCOFFSET", 8, 5 },
		{ "DCCSTEP", 6, 2 },
		{ "DCCASTEP", 1, 5 },
		{ "DCCAEN", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_OVERRIDE", 0x3f990, 0 },
		{ "DCCOUT", 12, 1 },
		{ "DCCCLK", 11, 1 },
		{ "DCCHOLD", 10, 1 },
		{ "DCCSIGN", 8, 2 },
		{ "DCCAMP", 1, 7 },
		{ "DCCOEN", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_APPLIED", 0x3f994, 0 },
		{ "DCCASIGN", 7, 2 },
		{ "DCCAAMP", 0, 7 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_DCC_TIME_OUT", 0x3f998, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AZ_CONTROL", 0x3f99c, 0 },
		{ "LPIDCLK", 4, 1 },
		{ "LPITERM", 2, 2 },
		{ "LPIPRCD", 0, 2 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_4", 0x3f9f0, 0 },
		{ "SDOVRDEN", 8, 1 },
		{ "SDOVRD", 0, 8 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_3", 0x3f9f4, 0 },
		{ "SLEWCODE", 1, 2 },
		{ "ASEGEN", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_2", 0x3f9f8, 0 },
		{ "AECMDVAL", 14, 1 },
		{ "AECMD1312", 12, 2 },
		{ "AECMD70", 0, 8 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_MACRO_TEST_CONTROL_1", 0x3f9fc, 0 },
		{ "C48DIVCTL", 12, 3 },
		{ "RATEDIVCTL", 9, 3 },
		{ "ANLGFLSH", 8, 1 },
		{ "DCCTSTOUT", 7, 1 },
		{ "BSOUT", 6, 1 },
		{ "BSIN", 5, 1 },
		{ "JTAGAMPL", 3, 2 },
		{ "JTAGTS", 2, 1 },
		{ "TS", 1, 1 },
		{ "OBS", 0, 1 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_STEP_SIZE_EXTENDED", 0x3c000, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_INIT_EXTENDED", 0x3c008, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C0_LIMIT_EXTENDED", 0x3c010, 0 },
		{ "C0MAX", 8, 5 },
		{ "C0MIN", 0, 5 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_INIT_EXTENDED", 0x3c018, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C1_LIMIT_EXTENDED", 0x3c020, 0 },
		{ "C1MAX", 8, 7 },
		{ "C1MIN", 0, 7 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_INIT_EXTENDED", 0x3c028, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_C2_LIMIT_EXTENDED", 0x3c030, 0 },
		{ "C2MAX", 8, 6 },
		{ "C2MIN", 0, 6 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_VM_LIMIT_EXTENDED", 0x3c038, 0 },
	{ "MAC_PORT_TX_LINK_BCST_TRANSMIT_802_3AP_V2_LIMIT_EXTENDED", 0x3c040, 0 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_CONFIGURATION_MODE", 0x3f200, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_TEST_CONTROL", 0x3f204, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_CONTROL", 0x3f208, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_OFFSET_CONTROL", 0x3f20c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_POSITION_1", 0x3f210, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_POSITION_2", 0x3f214, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x3f218, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKA_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3f21c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKA_DFE_CONTROL", 0x3f220, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_SAMPLE_SNAPSHOT_1", 0x3f224, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKA_DFE_SAMPLE_SNAPSHOT_2", 0x3f228, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_1", 0x3f22c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_2", 0x3f230, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_VGA_CONTROL_3", 0x3f234, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DQCC_CONTROL_1", 0x3f238, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DQCC_CONTROL_3", 0x3f240, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DACAP_AND_DACAN", 0x3f248, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_DACA_MIN_AND_DACAZ", 0x3f24c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_ADAC_CONTROL", 0x3f250, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3f25c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x3f260, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x3f264, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x3f270, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DYNAMIC_DATA_CENTERING_DDC", 0x3f274, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_INTERNAL_STATUS", 0x3f278, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_FUNCTION_CONTROL_1", 0x3f27c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_FUNCTION_CONTROL_2", 0x3f280, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_EVN1_EVN2", 0x3f284, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_ODD1_ODD2", 0x3f288, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_EVN3_EVN4", 0x3f28c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_OFFSET_ODD3_ODD4", 0x3f290, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_E0_AND_E1_OFFSET", 0x3f294, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_LOFF_CONTROL", 0x3f298, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_SIGDET_CONTROL", 0x3f29c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_ANALOG_CONTROL_SWITCH", 0x3f2a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKA_INTEGRATOR_DAC_OFFSET", 0x3f2a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_CONTROL", 0x3f2a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS", 0x3f2ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x3f2b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x3f2b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKA_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x3f2b8, 0 },
	{ "MAC_PORT_RX_LINKA_DFE_TAP_ENABLE", 0x3f2c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKA_DFE_H1", 0x3f2c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKA_DFE_H2", 0x3f2c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKA_DFE_H3", 0x3f2cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H4", 0x3f2d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H5", 0x3f2d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H6_AND_H7", 0x3f2d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H8_AND_H9", 0x3f2dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H10_AND_H11", 0x3f2e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_DFE_H12", 0x3f2e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_MACRO_TEST_CONTROL_2", 0x3f2f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKA_RECEIVER_MACRO_TEST_CONTROL_1", 0x3f2fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_CONFIGURATION_MODE", 0x3f300, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_TEST_CONTROL", 0x3f304, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_CONTROL", 0x3f308, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_OFFSET_CONTROL", 0x3f30c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_POSITION_1", 0x3f310, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_POSITION_2", 0x3f314, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x3f318, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKB_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3f31c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKB_DFE_CONTROL", 0x3f320, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_SAMPLE_SNAPSHOT_1", 0x3f324, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKB_DFE_SAMPLE_SNAPSHOT_2", 0x3f328, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_1", 0x3f32c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_2", 0x3f330, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_VGA_CONTROL_3", 0x3f334, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DQCC_CONTROL_1", 0x3f338, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DQCC_CONTROL_3", 0x3f340, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DACAP_AND_DACAN", 0x3f348, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_DACA_MIN_AND_DACAZ", 0x3f34c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_ADAC_CONTROL", 0x3f350, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3f35c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x3f360, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x3f364, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x3f370, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DYNAMIC_DATA_CENTERING_DDC", 0x3f374, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_INTERNAL_STATUS", 0x3f378, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_FUNCTION_CONTROL_1", 0x3f37c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_FUNCTION_CONTROL_2", 0x3f380, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_EVN1_EVN2", 0x3f384, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_ODD1_ODD2", 0x3f388, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_EVN3_EVN4", 0x3f38c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_OFFSET_ODD3_ODD4", 0x3f390, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_E0_AND_E1_OFFSET", 0x3f394, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_LOFF_CONTROL", 0x3f398, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_SIGDET_CONTROL", 0x3f39c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_ANALOG_CONTROL_SWITCH", 0x3f3a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKB_INTEGRATOR_DAC_OFFSET", 0x3f3a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_CONTROL", 0x3f3a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS", 0x3f3ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x3f3b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x3f3b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKB_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x3f3b8, 0 },
	{ "MAC_PORT_RX_LINKB_DFE_TAP_ENABLE", 0x3f3c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKB_DFE_H1", 0x3f3c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKB_DFE_H2", 0x3f3c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKB_DFE_H3", 0x3f3cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H4", 0x3f3d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H5", 0x3f3d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H6_AND_H7", 0x3f3d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H8_AND_H9", 0x3f3dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H10_AND_H11", 0x3f3e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_DFE_H12", 0x3f3e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_MACRO_TEST_CONTROL_2", 0x3f3f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKB_RECEIVER_MACRO_TEST_CONTROL_1", 0x3f3fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_CONFIGURATION_MODE", 0x3f600, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_TEST_CONTROL", 0x3f604, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_CONTROL", 0x3f608, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_OFFSET_CONTROL", 0x3f60c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_POSITION_1", 0x3f610, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_POSITION_2", 0x3f614, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x3f618, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKC_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3f61c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKC_DFE_CONTROL", 0x3f620, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_SAMPLE_SNAPSHOT_1", 0x3f624, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKC_DFE_SAMPLE_SNAPSHOT_2", 0x3f628, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_1", 0x3f62c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_2", 0x3f630, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_VGA_CONTROL_3", 0x3f634, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DQCC_CONTROL_1", 0x3f638, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DQCC_CONTROL_3", 0x3f640, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DACAP_AND_DACAN", 0x3f648, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_DACA_MIN_AND_DACAZ", 0x3f64c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_ADAC_CONTROL", 0x3f650, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3f65c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x3f660, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x3f664, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x3f670, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DYNAMIC_DATA_CENTERING_DDC", 0x3f674, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_INTERNAL_STATUS", 0x3f678, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_FUNCTION_CONTROL_1", 0x3f67c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_FUNCTION_CONTROL_2", 0x3f680, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_EVN1_EVN2", 0x3f684, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_ODD1_ODD2", 0x3f688, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_EVN3_EVN4", 0x3f68c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_OFFSET_ODD3_ODD4", 0x3f690, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_E0_AND_E1_OFFSET", 0x3f694, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_LOFF_CONTROL", 0x3f698, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_SIGDET_CONTROL", 0x3f69c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_ANALOG_CONTROL_SWITCH", 0x3f6a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKC_INTEGRATOR_DAC_OFFSET", 0x3f6a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_CONTROL", 0x3f6a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS", 0x3f6ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x3f6b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x3f6b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKC_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x3f6b8, 0 },
	{ "MAC_PORT_RX_LINKC_DFE_TAP_ENABLE", 0x3f6c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKC_DFE_H1", 0x3f6c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKC_DFE_H2", 0x3f6c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKC_DFE_H3", 0x3f6cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H4", 0x3f6d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H5", 0x3f6d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H6_AND_H7", 0x3f6d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H8_AND_H9", 0x3f6dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H10_AND_H11", 0x3f6e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_DFE_H12", 0x3f6e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_MACRO_TEST_CONTROL_2", 0x3f6f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKC_RECEIVER_MACRO_TEST_CONTROL_1", 0x3f6fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_CONFIGURATION_MODE", 0x3f700, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_TEST_CONTROL", 0x3f704, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_CONTROL", 0x3f708, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_OFFSET_CONTROL", 0x3f70c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_POSITION_1", 0x3f710, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_POSITION_2", 0x3f714, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x3f718, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKD_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3f71c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINKD_DFE_CONTROL", 0x3f720, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_SAMPLE_SNAPSHOT_1", 0x3f724, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINKD_DFE_SAMPLE_SNAPSHOT_2", 0x3f728, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_1", 0x3f72c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_2", 0x3f730, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_VGA_CONTROL_3", 0x3f734, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DQCC_CONTROL_1", 0x3f738, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DQCC_CONTROL_3", 0x3f740, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DACAP_AND_DACAN", 0x3f748, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_DACA_MIN_AND_DACAZ", 0x3f74c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_ADAC_CONTROL", 0x3f750, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3f75c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x3f760, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x3f764, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x3f770, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DYNAMIC_DATA_CENTERING_DDC", 0x3f774, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_INTERNAL_STATUS", 0x3f778, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_FUNCTION_CONTROL_1", 0x3f77c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_FUNCTION_CONTROL_2", 0x3f780, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_EVN1_EVN2", 0x3f784, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_ODD1_ODD2", 0x3f788, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_EVN3_EVN4", 0x3f78c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_OFFSET_ODD3_ODD4", 0x3f790, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_E0_AND_E1_OFFSET", 0x3f794, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_LOFF_CONTROL", 0x3f798, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_SIGDET_CONTROL", 0x3f79c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_ANALOG_CONTROL_SWITCH", 0x3f7a0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINKD_INTEGRATOR_DAC_OFFSET", 0x3f7a4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_CONTROL", 0x3f7a8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS", 0x3f7ac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x3f7b0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x3f7b4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINKD_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x3f7b8, 0 },
	{ "MAC_PORT_RX_LINKD_DFE_TAP_ENABLE", 0x3f7c0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINKD_DFE_H1", 0x3f7c4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINKD_DFE_H2", 0x3f7c8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINKD_DFE_H3", 0x3f7cc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H4", 0x3f7d0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H5", 0x3f7d4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H6_AND_H7", 0x3f7d8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H8_AND_H9", 0x3f7dc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H10_AND_H11", 0x3f7e0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_DFE_H12", 0x3f7e4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_MACRO_TEST_CONTROL_2", 0x3f7f8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINKD_RECEIVER_MACRO_TEST_CONTROL_1", 0x3f7fc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_CONFIGURATION_MODE", 0x3fa00, 0 },
		{ "T5_RX_LINKEN", 15, 1 },
		{ "T5_RX_LINKRST", 14, 1 },
		{ "T5_RX_CFGWRT", 13, 1 },
		{ "T5_RX_CFGPTR", 11, 2 },
		{ "T5_RX_CFGEXT", 10, 1 },
		{ "T5_RX_CFGACT", 9, 1 },
		{ "T5_RX_AUXCLK", 8, 1 },
		{ "T5_RX_PLLSEL", 6, 2 },
		{ "T5_RX_DMSEL", 4, 2 },
		{ "T5_RX_BWSEL", 2, 2 },
		{ "T5_RX_RTSEL", 0, 2 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_TEST_CONTROL", 0x3fa04, 0 },
		{ "RCLKEN", 15, 1 },
		{ "RRATE", 13, 2 },
		{ "FERRST", 10, 1 },
		{ "ERRST", 9, 1 },
		{ "SYNCST", 8, 1 },
		{ "WRPSM", 7, 1 },
		{ "WPLPEN", 6, 1 },
		{ "WRPMD", 5, 1 },
		{ "PRST", 4, 1 },
		{ "PCHKEN", 3, 1 },
		{ "PATSEL", 0, 3 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_CONTROL", 0x3fa08, 0 },
		{ "FTHROT", 12, 4 },
		{ "RTHROT", 11, 1 },
		{ "FILTCTL", 7, 4 },
		{ "RSRVO", 5, 2 },
		{ "EXTEL", 4, 1 },
		{ "RSTUCK", 3, 1 },
		{ "FRZFW", 2, 1 },
		{ "RSTFW", 1, 1 },
		{ "SSCEN", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_OFFSET_CONTROL", 0x3fa0c, 0 },
		{ "RSNP", 11, 1 },
		{ "TSOEN", 10, 1 },
		{ "OFFEN", 9, 1 },
		{ "TMSCAL", 7, 2 },
		{ "APADJ", 6, 1 },
		{ "RSEL", 5, 1 },
		{ "PHOFFS", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_POSITION_1", 0x3fa10, 0 },
		{ "ROT0A", 8, 6 },
		{ "ROT00", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_POSITION_2", 0x3fa14, 0 },
		{ "FREQFW", 8, 8 },
		{ "FWSNAP", 7, 1 },
		{ "ROT90", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_STATIC_PHASE_OFFSET_1", 0x3fa18, 0 },
		{ "RCALER", 15, 1 },
		{ "RAOOFF", 10, 5 },
		{ "RAEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_PHASE_ROTATOR_STATIC_PHASE_OFFSET_2", 0x3fa1c, 0 },
		{ "RCALER", 15, 1 },
		{ "RBOOFF", 10, 5 },
		{ "RBEOFF", 5, 5 },
		{ "RDOFF", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_CONTROL", 0x3fa20, 0 },
		{ "REQCMP", 15, 1 },
		{ "DFEREQ", 14, 1 },
		{ "SPCEN", 13, 1 },
		{ "GATEEN", 12, 1 },
		{ "SPIFMT", 9, 3 },
		{ "DFEPWR", 6, 3 },
		{ "STNDBY", 5, 1 },
		{ "FRCH", 4, 1 },
		{ "NONRND", 3, 1 },
		{ "NONRNF", 2, 1 },
		{ "FSTLCK", 1, 1 },
		{ "DFERST", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_SAMPLE_SNAPSHOT_1", 0x3fa24, 0 },
		{ "T5BYTE1", 8, 8 },
		{ "T5BYTE0", 0, 8 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_SAMPLE_SNAPSHOT_2", 0x3fa28, 0 },
		{ "T5_RX_SMODE", 8, 3 },
		{ "T5_RX_ADCORR", 7, 1 },
		{ "T5_RX_TRAINEN", 6, 1 },
		{ "T5_RX_ASAMPQ", 3, 3 },
		{ "T5_RX_ASAMP", 0, 3 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_1", 0x3fa2c, 0 },
		{ "POLE", 12, 2 },
		{ "PEAK", 8, 3 },
		{ "VOFFSN", 6, 2 },
		{ "VOFFA", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_2", 0x3fa30, 0 },
		{ "T5SHORTV", 10, 1 },
		{ "T5VGAIN", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_VGA_CONTROL_3", 0x3fa34, 0 },
		{ "HBND1", 10, 1 },
		{ "HBND0", 9, 1 },
		{ "VLCKD", 8, 1 },
		{ "VLCKDF", 7, 1 },
		{ "AMAXT", 0, 7 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DQCC_CONTROL_1", 0x3fa38, 0 },
		{ "IQSEP", 10, 5 },
		{ "DUTYQ", 5, 5 },
		{ "DUTYI", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DQCC_CONTROL_3", 0x3fa40, 0 },
		{ "DTHR", 8, 6 },
		{ "SNUL", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DACAP_AND_DACAN", 0x3fa48, 0 },
		{ "DACAN", 8, 8 },
		{ "DACAP", 0, 8 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_DACA_MIN_AND_DACAZ", 0x3fa4c, 0 },
		{ "DACAZ", 8, 8 },
		{ "DACAM", 0, 8 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_ADAC_CONTROL", 0x3fa50, 0 },
		{ "ADSN_ReadWrite", 8, 1 },
		{ "ADSN_ReadOnly", 7, 1 },
		{ "ADMAG", 0, 7 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD2_EVN2", 0x3fa5c, 0 },
		{ "H1O2", 8, 6 },
		{ "H1E2", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD3_EVN3", 0x3fa60, 0 },
		{ "H1O3", 8, 6 },
		{ "H1E3", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1_LOCAL_OFFSET_ODD4_EVN4", 0x3fa64, 0 },
		{ "H1O4", 8, 6 },
		{ "H1E4", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DYNAMIC_AMPLITUDE_CENTERING_DAC_AND_DYNAMIC_PEAKING_CONTROL_DPC", 0x3fa70, 0 },
		{ "DPCMD", 14, 1 },
		{ "DPCCVG", 13, 1 },
		{ "DACCVG", 12, 1 },
		{ "DPCTGT", 9, 3 },
		{ "BLKH1T", 8, 1 },
		{ "BLKOAE", 7, 1 },
		{ "H1TGT", 4, 3 },
		{ "OAE", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DYNAMIC_DATA_CENTERING_DDC", 0x3fa74, 0 },
		{ "OLS", 11, 5 },
		{ "OES", 6, 5 },
		{ "BLKODEC", 5, 1 },
		{ "ODEC", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_INTERNAL_STATUS", 0x3fa78, 0 },
		{ "T5BER6VAL", 15, 1 },
		{ "T5BER6", 14, 1 },
		{ "T5BER3VAL", 13, 1 },
		{ "T5TOOFAST", 12, 1 },
		{ "T5DPCCMP", 9, 1 },
		{ "T5DACCMP", 8, 1 },
		{ "T5DDCCMP", 7, 1 },
		{ "T5AERRFLG", 6, 1 },
		{ "T5WERRFLG", 5, 1 },
		{ "T5TRCMP", 4, 1 },
		{ "T5VLCKF", 3, 1 },
		{ "T5ROCCMP", 2, 1 },
		{ "T5DQCCCMP", 1, 1 },
		{ "T5OCCMP", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_FUNCTION_CONTROL_1", 0x3fa7c, 0 },
		{ "FDPC", 15, 1 },
		{ "FDAC", 14, 1 },
		{ "FDDC", 13, 1 },
		{ "FNRND", 12, 1 },
		{ "FVGAIN", 11, 1 },
		{ "FVOFF", 10, 1 },
		{ "FSDET", 9, 1 },
		{ "FBER6", 8, 1 },
		{ "FROTO", 7, 1 },
		{ "FH4H5", 6, 1 },
		{ "FH2H3", 5, 1 },
		{ "FH1", 4, 1 },
		{ "FH1SN", 3, 1 },
		{ "FNRDF", 2, 1 },
		{ "FLOFF", 1, 1 },
		{ "FADAC", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_FUNCTION_CONTROL_2", 0x3fa80, 0 },
		{ "H25SPC", 15, 1 },
		{ "FTOOFAST", 8, 1 },
		{ "FINTTRIM", 7, 1 },
		{ "FDINV", 6, 1 },
		{ "FHGS", 5, 1 },
		{ "FH6H12", 4, 1 },
		{ "FH1CAL", 3, 1 },
		{ "FINTCAL", 2, 1 },
		{ "FDCA", 1, 1 },
		{ "FDQCC", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_EVN1_EVN2", 0x3fa84, 0 },
		{ "LOFE2S_ReadWrite", 16, 1 },
		{ "LOFE2S_ReadOnly", 14, 2 },
		{ "LOFE2", 8, 6 },
		{ "LOFE1S_ReadWrite", 7, 1 },
		{ "LOFE1S_ReadOnly", 6, 1 },
		{ "LOFE1", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_ODD1_ODD2", 0x3fa88, 0 },
		{ "LOFO2S_ReadWrite", 15, 1 },
		{ "LOFO2S_ReadOnly", 14, 1 },
		{ "LOFO2", 8, 6 },
		{ "LOFO1S_ReadWrite", 7, 1 },
		{ "LOFO1S_ReadOnly", 6, 1 },
		{ "LOFO1", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_EVN3_EVN4", 0x3fa8c, 0 },
		{ "LOFE4S_ReadWrite", 15, 1 },
		{ "LOFE4S_ReadOnly", 14, 1 },
		{ "LOFE", 8, 6 },
		{ "LOFE3S_ReadWrite", 7, 1 },
		{ "LOFE3S_ReadOnly", 6, 1 },
		{ "LOFE3", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_OFFSET_ODD3_ODD4", 0x3fa90, 0 },
		{ "LOFO4S_ReadWrite", 15, 1 },
		{ "LOFO4S_ReadOnly", 14, 1 },
		{ "LOFO4", 8, 6 },
		{ "LOFO3S_ReadWrite", 7, 1 },
		{ "LOFO3S_ReadOnly", 6, 1 },
		{ "LOFO3", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_E0_AND_E1_OFFSET", 0x3fa94, 0 },
		{ "T5E1SN_ReadWrite", 15, 1 },
		{ "T5E1SN_ReadOnly", 14, 1 },
		{ "T5E1AMP", 8, 6 },
		{ "T5E0SN_ReadWrite", 7, 1 },
		{ "T5E0SN_ReadOnly", 6, 1 },
		{ "T5E0AMP", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_LOFF_CONTROL", 0x3fa98, 0 },
		{ "T5LFREG", 12, 1 },
		{ "T5LFRC", 11, 1 },
		{ "T5LFSEL", 8, 3 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_SIGDET_CONTROL", 0x3fa9c, 0 },
		{ "OFFSN_ReadWrite", 14, 1 },
		{ "OFFSN_ReadOnly", 13, 1 },
		{ "OFFAMP", 8, 5 },
		{ "SDACDC", 7, 1 },
		{ "SDPDN", 6, 1 },
		{ "SIGDET", 5, 1 },
		{ "SDLVL", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_ANALOG_CONTROL_SWITCH", 0x3faa0, 0 },
		{ "T5_RX_SETHDIS", 7, 1 },
		{ "T5_RX_PDTERM", 6, 1 },
		{ "T5_RX_BYPASS", 5, 1 },
		{ "T5_RX_LPFEN", 4, 1 },
		{ "T5_RX_VGABOD", 3, 1 },
		{ "T5_RX_VTBYP", 2, 1 },
		{ "T5_RX_VTERM", 0, 2 },
	{ "MAC_PORT_RX_LINK_BCST_INTEGRATOR_DAC_OFFSET", 0x3faa4, 0 },
		{ "ISTRIMS", 14, 2 },
		{ "ISTRIM", 8, 6 },
		{ "HALF1", 7, 1 },
		{ "HALF2", 6, 1 },
		{ "INTDAC", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_CONTROL", 0x3faa8, 0 },
		{ "BLKAZ", 15, 1 },
		{ "WIDTH", 10, 5 },
		{ "MINWDTH", 5, 5 },
		{ "MINAMP", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS", 0x3faac, 0 },
		{ "T5SMQM", 13, 3 },
		{ "T5SMQ", 5, 8 },
		{ "T5EMMD", 3, 2 },
		{ "T5EMBRDY", 2, 1 },
		{ "T5EMBUMP", 1, 1 },
		{ "T5EMEN", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_ERROR_COUNT", 0x3fab0, 0 },
		{ "EMF8", 15, 1 },
		{ "EMCNT", 4, 8 },
		{ "EMOFLO", 2, 1 },
		{ "EMCRST", 1, 1 },
		{ "EMCEN", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_PDF_EYE_COUNT", 0x3fab4, 0 },
		{ "SM2RDY", 15, 1 },
		{ "SM2RST", 14, 1 },
		{ "APDF", 0, 12 },
	{ "MAC_PORT_RX_LINK_BCST_DIGITAL_EYE_METRICS_PATTERN_LENGTH", 0x3fab8, 0 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_TAP_ENABLE", 0x3fac0, 0 },
		{ "H_EN", 1, 12 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H1", 0x3fac4, 0 },
		{ "H1OSN", 14, 2 },
		{ "H1OMAG", 8, 6 },
		{ "H1ESN", 6, 2 },
		{ "H1EMAG", 0, 6 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H2", 0x3fac8, 0 },
		{ "H2OSN_ReadWrite", 14, 1 },
		{ "H2OSN_ReadOnly", 13, 1 },
		{ "H2OMAG", 8, 5 },
		{ "H2ESN_ReadWrite", 6, 1 },
		{ "H2ESN_ReadOnly", 5, 1 },
		{ "H2EMAG", 0, 5 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H3", 0x3facc, 0 },
		{ "H3OSN_ReadWrite", 13, 1 },
		{ "H3OSN_ReadOnly", 12, 1 },
		{ "H3OMAG", 8, 4 },
		{ "H3ESN_ReadWrite", 5, 1 },
		{ "H3ESN_ReadOnly", 4, 1 },
		{ "H3EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H4", 0x3fad0, 0 },
		{ "H4OGS", 14, 2 },
		{ "H4OSN_ReadWrite", 13, 1 },
		{ "H4OSN_ReadOnly", 12, 1 },
		{ "H4OMAG", 8, 4 },
		{ "H4EGS", 6, 2 },
		{ "H4ESN_ReadWrite", 5, 1 },
		{ "H4ESN_ReadOnly", 4, 1 },
		{ "H4EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H5", 0x3fad4, 0 },
		{ "H5OGS", 14, 2 },
		{ "H5OSN_ReadWrite", 13, 1 },
		{ "H5OSN_ReadOnly", 12, 1 },
		{ "H5OMAG", 8, 4 },
		{ "H5EGS", 6, 2 },
		{ "H5ESN_ReadWrite", 5, 1 },
		{ "H5ESN_ReadOnly", 4, 1 },
		{ "H5EMAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H6_AND_H7", 0x3fad8, 0 },
		{ "H7GS", 14, 2 },
		{ "H7SN_ReadWrite", 13, 1 },
		{ "H7SN_ReadOnly", 12, 1 },
		{ "H7MAG", 8, 4 },
		{ "H6GS", 6, 2 },
		{ "H6SN_ReadWrite", 5, 1 },
		{ "H6SN_ReadOnly", 4, 1 },
		{ "H6MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H8_AND_H9", 0x3fadc, 0 },
		{ "H9GS", 14, 2 },
		{ "H9SN_ReadWrite", 13, 1 },
		{ "H9SN_ReadOnly", 12, 1 },
		{ "H9MAG", 8, 4 },
		{ "H8GS", 6, 2 },
		{ "H8SN_ReadWrite", 5, 1 },
		{ "H8SN_ReadOnly", 4, 1 },
		{ "H8MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H10_AND_H11", 0x3fae0, 0 },
		{ "H11GS", 14, 2 },
		{ "H11SN_ReadWrite", 13, 1 },
		{ "H11SN_ReadOnly", 12, 1 },
		{ "H11MAG", 8, 4 },
		{ "H10GS", 6, 2 },
		{ "H10SN_ReadWrite", 5, 1 },
		{ "H10SN_ReadOnly", 4, 1 },
		{ "H10MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_DFE_H12", 0x3fae4, 0 },
		{ "H12GS", 6, 2 },
		{ "H12SN_ReadWrite", 5, 1 },
		{ "H12SN_ReadOnly", 4, 1 },
		{ "H12MAG", 0, 4 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_MACRO_TEST_CONTROL_2", 0x3faf8, 0 },
		{ "DFEDACLSSD", 6, 1 },
		{ "SDLSSD", 5, 1 },
		{ "DFEOBSBIAS", 4, 1 },
		{ "GBOFSTLSSD", 3, 1 },
		{ "RXDOBS", 2, 1 },
		{ "ACJZPT", 1, 1 },
		{ "ACJZNT", 0, 1 },
	{ "MAC_PORT_RX_LINK_BCST_RECEIVER_MACRO_TEST_CONTROL_1", 0x3fafc, 0 },
		{ "PHSLOCK", 10, 1 },
		{ "TESTMODE", 9, 1 },
		{ "CALMODE", 8, 1 },
		{ "AMPSEL", 7, 1 },
		{ "WHICHNRZ", 6, 1 },
		{ "BANKA", 5, 1 },
		{ "BANKB", 4, 1 },
		{ "ACJPDP", 3, 1 },
		{ "ACJPDN", 2, 1 },
		{ "LSSDT", 1, 1 },
		{ "MTHOLD", 0, 1 },
	{ NULL }
};

struct reg_info t5_mc_0_regs[] = {
	{ "MC_DDRPHY_PC_DP18_PLL_LOCK_STATUS", 0x47000, 0 },
		{ "DP18_PLL_LOCK", 1, 15 },
	{ "MC_DDRPHY_PC_AD32S_PLL_LOCK_STATUS", 0x47004, 0 },
		{ "AD32S_PLL_LOCK", 14, 2 },
	{ "MC_DDRPHY_PC_RANK_PAIR0", 0x47008, 0 },
		{ "RANK_PAIR0_PRI", 13, 3 },
		{ "RANK_PAIR0_PRI_V", 12, 1 },
		{ "RANK_PAIR0_SEC", 9, 3 },
		{ "RANK_PAIR0_SEC_V", 8, 1 },
		{ "RANK_PAIR1_PRI", 5, 3 },
		{ "RANK_PAIR1_PRI_V", 4, 1 },
		{ "RANK_PAIR1_SEC", 1, 3 },
		{ "RANK_PAIR1_SEC_V", 0, 1 },
	{ "MC_DDRPHY_PC_RANK_PAIR1", 0x4700c, 0 },
		{ "RANK_PAIR2_PRI", 13, 3 },
		{ "RANK_PAIR2_PRI_V", 12, 1 },
		{ "RANK_PAIR2_SEC", 9, 3 },
		{ "RANK_PAIR2_SEC_V", 8, 1 },
		{ "RANK_PAIR3_PRI", 5, 3 },
		{ "RANK_PAIR3_PRI_V", 4, 1 },
		{ "RANK_PAIR3_SEC", 1, 3 },
		{ "RANK_PAIR3_SEC_V", 0, 1 },
	{ "MC_DDRPHY_PC_BASE_CNTR0", 0x47010, 0 },
	{ "MC_DDRPHY_PC_RELOAD_VALUE0", 0x47014, 0 },
		{ "PERIODIC_CAL_REQ_EN", 15, 1 },
		{ "PERIODIC_RELOAD_VALUE0", 0, 15 },
	{ "MC_DDRPHY_PC_BASE_CNTR1", 0x47018, 0 },
	{ "MC_DDRPHY_PC_CAL_TIMER", 0x4701c, 0 },
	{ "MC_DDRPHY_PC_CAL_TIMER_RELOAD_VALUE", 0x47020, 0 },
	{ "MC_DDRPHY_PC_ZCAL_TIMER", 0x47024, 0 },
	{ "MC_DDRPHY_PC_ZCAL_TIMER_RELOAD_VALUE", 0x47028, 0 },
	{ "MC_DDRPHY_PC_PER_CAL_CONFIG", 0x4702c, 0 },
		{ "PER_ENA_RANK_PAIR", 12, 4 },
		{ "PER_ENA_ZCAL", 11, 1 },
		{ "PER_ENA_SYSCLK_ALIGN", 10, 1 },
		{ "ENA_PER_READ_CTR", 9, 1 },
		{ "ENA_PER_RDCLK_ALIGN", 8, 1 },
		{ "ENA_PER_DQS_ALIGN", 7, 1 },
		{ "PER_NEXT_RANK_PAIR", 5, 2 },
		{ "FAST_SIM_PER_CNTR", 4, 1 },
		{ "START_INIT_CAL", 3, 1 },
		{ "START_PER_CAL", 2, 1 },
		{ "ABORT_ON_ERR_EN", 1, 1 },
	{ "MC_DDRPHY_PC_PER_ZCAL_CONFIG", 0x4703c, 0 },
		{ "PER_ZCAL_ENA_RANK", 8, 8 },
		{ "PER_ZCAL_NEXT_RANK", 5, 3 },
		{ "START_PER_ZCAL", 4, 1 },
	{ "MC_DDRPHY_PC_CONFIG0", 0x47030, 0 },
		{ "PROTOCOL_DDR", 12, 4 },
		{ "DATA_MUX4_1MODE", 11, 1 },
		{ "DDR4_CMD_SIG_REDUCTION", 9, 1 },
		{ "SYSCLK_2X_MEMINTCLKO", 8, 1 },
		{ "RANK_OVERRIDE", 7, 1 },
		{ "RANK_OVERRIDE_VALUE", 4, 3 },
		{ "LOW_LATENCY", 3, 1 },
		{ "DDR4_BANK_REFRESH", 2, 1 },
		{ "DDR4_VLEVEL_BANK_GROUP", 1, 1 },
	{ "MC_DDRPHY_PC_CONFIG1", 0x47034, 0 },
		{ "WRITE_LATENCY_OFFSET", 12, 4 },
		{ "READ_LATENCY_OFFSET", 8, 4 },
		{ "MEMCTL_CIC_FAST", 7, 1 },
		{ "MEMCTL_CTRN_IGNORE", 6, 1 },
		{ "DISABLE_MEMCTL_CAL", 5, 1 },
	{ "MC_DDRPHY_PC_RESETS", 0x47038, 0 },
		{ "PLL_RESET", 15, 1 },
		{ "SYSCLK_RESET", 14, 1 },
	{ "MC_DDRPHY_PC_ERROR_STATUS0", 0x47048, 0 },
		{ "RC_ERROR", 15, 1 },
		{ "WC_ERROR", 14, 1 },
		{ "SEQ_ERROR", 13, 1 },
		{ "CC_ERROR", 12, 1 },
		{ "APB_ERROR", 11, 1 },
		{ "PC_ERROR", 10, 1 },
	{ "MC_DDRPHY_PC_ERROR_MASK0", 0x4704c, 0 },
		{ "RC_ERROR_MASK", 15, 1 },
		{ "WC_ERROR_MASK", 14, 1 },
		{ "SEQ_ERROR_MASK", 13, 1 },
		{ "CC_ERROR_MASK", 12, 1 },
		{ "APB_ERROR_MASK", 11, 1 },
		{ "PC_ERROR_MASK", 10, 1 },
	{ "MC_DDRPHY_PC_IO_PVT_FET_CONTROL", 0x47050, 0 },
		{ "PVTP", 11, 5 },
		{ "PVTN", 6, 5 },
		{ "PVT_OVERRIDE", 5, 1 },
		{ "ENABLE_ZCAL", 4, 1 },
	{ "MC_DDRPHY_PC_VREF_DRV_CONTROL", 0x47054, 0 },
		{ "VREFDQ0DSGN", 15, 1 },
		{ "VREFDQ0D", 11, 4 },
		{ "VREFDQ1DSGN", 10, 1 },
		{ "VREFDQ1D", 6, 4 },
	{ "MC_DDRPHY_PC_INIT_CAL_CONFIG0", 0x47058, 0 },
		{ "ENA_WR_LEVEL", 15, 1 },
		{ "ENA_INITIAL_PAT_WR", 14, 1 },
		{ "ENA_DQS_ALIGN", 13, 1 },
		{ "ENA_RDCLK_ALIGN", 12, 1 },
		{ "ENA_READ_CTR", 11, 1 },
		{ "ENA_WRITE_CTR", 10, 1 },
		{ "ENA_INITIAL_COARSE_WR", 9, 1 },
		{ "ENA_COARSE_RD", 8, 1 },
		{ "ENA_CUSTOM_RD", 7, 1 },
		{ "ENA_CUSTOM_WR", 6, 1 },
		{ "ABORT_ON_CAL_ERROR", 5, 1 },
		{ "ENA_DIGITAL_EYE", 4, 1 },
		{ "ENA_RANK_PAIR", 0, 4 },
	{ "MC_DDRPHY_PC_INIT_CAL_CONFIG1", 0x4705c, 0 },
		{ "REFRESH_COUNT", 12, 4 },
		{ "REFRESH_CONTROL", 10, 2 },
		{ "REFRESH_ALL_RANKS", 9, 1 },
		{ "REFRESH_INTERVAL", 0, 7 },
	{ "MC_DDRPHY_PC_INIT_CAL_ERROR", 0x47060, 0 },
		{ "ERROR_WR_LEVEL", 15, 1 },
		{ "ERROR_INITIAL_PAT_WRITE", 14, 1 },
		{ "ERROR_DQS_ALIGN", 13, 1 },
		{ "ERROR_RDCLK_ALIGN", 12, 1 },
		{ "ERROR_READ_CTR", 11, 1 },
		{ "ERROR_WRITE_CTR", 10, 1 },
		{ "ERROR_INITIAL_COARSE_WR", 9, 1 },
		{ "ERROR_COARSE_RD", 8, 1 },
		{ "ERROR_CUSTOM_RD", 7, 1 },
		{ "ERROR_CUSTOM_WR", 6, 1 },
		{ "ERROR_DIGITAL_EYE", 5, 1 },
		{ "ERROR_RANK_PAIR", 0, 4 },
	{ "MC_DDRPHY_PC_INIT_CAL_MASK", 0x47068, 0 },
		{ "ERROR_WR_LEVEL_MASK", 15, 1 },
		{ "ERROR_INITIAL_PAT_WRITE_MASK", 14, 1 },
		{ "ERROR_DQS_ALIGN_MASK", 13, 1 },
		{ "ERROR_RDCLK_ALIGN_MASK", 12, 1 },
		{ "ERROR_READ_CTR_MASK", 11, 1 },
		{ "ERROR_WRITE_CTR_MASK", 10, 1 },
		{ "ERROR_INITIAL_COARSE_WR_MASK", 9, 1 },
		{ "ERROR_COARSE_RD_MASK", 8, 1 },
		{ "ERROR_CUSTOM_RD_MASK", 7, 1 },
		{ "ERROR_CUSTOM_WR_MASK", 6, 1 },
		{ "ERROR_DIGITAL_EYE_MASK", 5, 1 },
	{ "MC_DDRPHY_PC_INIT_CAL_STATUS", 0x47064, 0 },
		{ "INIT_CAL_COMPLETE", 12, 4 },
	{ "MC_DDRPHY_PC_IO_PVT_FET_STATUS", 0x4706c, 0 },
		{ "PVTP", 11, 5 },
		{ "PVTN", 6, 5 },
	{ "MC_DDRPHY_PC_MR0_PRI_RP", 0x47070, 0 },
	{ "MC_DDRPHY_PC_MR1_PRI_RP", 0x47074, 0 },
	{ "MC_DDRPHY_PC_MR2_PRI_RP", 0x47078, 0 },
	{ "MC_DDRPHY_PC_MR3_PRI_RP", 0x4707c, 0 },
	{ "MC_DDRPHY_PC_MR0_SEC_RP", 0x47080, 0 },
	{ "MC_DDRPHY_PC_MR1_SEC_RP", 0x47084, 0 },
	{ "MC_DDRPHY_PC_MR2_SEC_RP", 0x47088, 0 },
	{ "MC_DDRPHY_PC_MR3_SEC_RP", 0x4708c, 0 },
	{ "MC_DDRPHY_PC_RANK_GROUP", 0x47044, 0 },
		{ "ADDR_MIRROR_RP0_PRI", 15, 1 },
		{ "ADDR_MIRROR_RP0_SEC", 14, 1 },
		{ "ADDR_MIRROR_RP1_PRI", 13, 1 },
		{ "ADDR_MIRROR_RP1_SEC", 12, 1 },
		{ "ADDR_MIRROR_RP2_PRI", 11, 1 },
		{ "ADDR_MIRROR_RP2_SEC", 10, 1 },
		{ "ADDR_MIRROR_RP3_PRI", 9, 1 },
		{ "ADDR_MIRROR_RP3_SEC", 8, 1 },
		{ "RANK_GROUPING", 6, 2 },
	{ "MC_ADR_DDRPHY_ADR_BIT_ENABLE", 0x45000, 0 },
		{ "BIT_ENABLE_0_11", 4, 12 },
		{ "BIT_ENABLE_12_15", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_DIFFPAIR_ENABLE", 0x45004, 0 },
		{ "DI_ADR0_ADR1", 15, 1 },
		{ "DI_ADR2_ADR3", 14, 1 },
		{ "DI_ADR4_ADR5", 13, 1 },
		{ "DI_ADR6_ADR7", 12, 1 },
		{ "DI_ADR8_ADR9", 11, 1 },
		{ "DI_ADR10_ADR11", 10, 1 },
		{ "DI_ADR12_ADR13", 9, 1 },
		{ "DI_ADR14_ADR15", 8, 1 },
	{ "MC_ADR_DDRPHY_ADR_DELAY0", 0x45010, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY1", 0x45014, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY2", 0x45018, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY3", 0x4501c, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY4", 0x45020, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY5", 0x45024, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY6", 0x45028, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY7", 0x4502c, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DFT_WRAP_STATUS_CONTROL", 0x45030, 0 },
		{ "ADR_TEST_LANE_PAIR_FAIL", 8, 8 },
		{ "ADR_TEST_DATA_EN", 7, 1 },
		{ "DADR_TEST_MODE", 5, 2 },
		{ "ADR_TEST_4TO1_MODE", 4, 1 },
		{ "ADR_TEST_RESET", 3, 1 },
		{ "ADR_TEST_GEN_EN", 2, 1 },
		{ "ADR_TEST_CLEAR_ERROR", 1, 1 },
		{ "ADR_TEST_CHECK_EN", 0, 1 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN0", 0x45040, 0 },
		{ "EN_SLICE_N_WR_0", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN1", 0x45044, 0 },
		{ "EN_SLICE_N_WR_1", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN2", 0x45048, 0 },
		{ "EN_SLICE_N_WR_2", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN3", 0x4504c, 0 },
		{ "EN_SLICE_N_WR_3", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN0", 0x45050, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN1", 0x45054, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN2", 0x45058, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN3", 0x4505c, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_FET_SLICE_EN_MAP0", 0x45080, 0 },
		{ "SLICE_SEL_REG_BITS0_1", 14, 2 },
		{ "SLICE_SEL_REG_BITS2_3", 12, 2 },
		{ "SLICE_SEL_REG_BITS4_5", 10, 2 },
		{ "SLICE_SEL_REG_BITS6_7", 8, 2 },
		{ "SLICE_SEL_REG_BITS8_9", 6, 2 },
		{ "SLICE_SEL_REG_BITS10_11", 4, 2 },
		{ "SLICE_SEL_REG_BITS12_13", 2, 2 },
		{ "SLICE_SEL_REG_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_FET_SLICE_EN_MAP1", 0x45084, 0 },
		{ "SLICE_SEL_REG_BITS0_1", 14, 2 },
		{ "SLICE_SEL_REG_BITS2_3", 12, 2 },
		{ "SLICE_SEL_REG_BITS4_5", 10, 2 },
		{ "SLICE_SEL_REG_BITS6_7", 8, 2 },
		{ "SLICE_SEL_REG_BITS8_9", 6, 2 },
		{ "SLICE_SEL_REG_BITS10_11", 4, 2 },
		{ "SLICE_SEL_REG_BITS12_13", 2, 2 },
		{ "SLICE_SEL_REG_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE", 0x45060, 0 },
		{ "POST_CURSOR0", 12, 4 },
		{ "POST_CURSOR1", 8, 4 },
		{ "POST_CURSOR2", 4, 4 },
		{ "POST_CURSOR3", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE_MAP0", 0x450a0, 0 },
		{ "POST_CUR_SEL_BITS0_1", 14, 2 },
		{ "POST_CUR_SEL_BITS2_3", 12, 2 },
		{ "POST_CUR_SEL_BITS4_5", 10, 2 },
		{ "POST_CUR_SEL_BITS6_7", 8, 2 },
		{ "POST_CUR_SEL_BITS8_9", 6, 2 },
		{ "POST_CUR_SEL_BITS10_11", 4, 2 },
		{ "POST_CUR_SEL_BITS12_13", 2, 2 },
		{ "POST_CUR_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE_MAP1", 0x450a4, 0 },
		{ "POST_CUR_SEL_BITS0_1", 14, 2 },
		{ "POST_CUR_SEL_BITS2_3", 12, 2 },
		{ "POST_CUR_SEL_BITS4_5", 10, 2 },
		{ "POST_CUR_SEL_BITS6_7", 8, 2 },
		{ "POST_CUR_SEL_BITS8_9", 6, 2 },
		{ "POST_CUR_SEL_BITS10_11", 4, 2 },
		{ "POST_CUR_SEL_BITS12_13", 2, 2 },
		{ "POST_CUR_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE", 0x45068, 0 },
		{ "SLEW_CTL0", 12, 4 },
		{ "SLEW_CTL1", 8, 4 },
		{ "SLEW_CTL2", 4, 4 },
		{ "SLEW_CTL3", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE_MAP0", 0x450a8, 0 },
		{ "SLEW_CTL_SEL_BITS0_1", 14, 2 },
		{ "SLEW_CTL_SEL_BITS2_3", 12, 2 },
		{ "SLEW_CTL_SEL_BITS4_5", 10, 2 },
		{ "SLEW_CTL_SEL_BITS6_7", 8, 2 },
		{ "SLEW_CTL_SEL_BITS8_9", 6, 2 },
		{ "SLEW_CTL_SEL_BITS10_11", 4, 2 },
		{ "SLEW_CTL_SEL_BITS12_13", 2, 2 },
		{ "SLEW_CTL_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE_MAP1", 0x450ac, 0 },
		{ "SLEW_CTL_SEL_BITS0_1", 14, 2 },
		{ "SLEW_CTL_SEL_BITS2_3", 12, 2 },
		{ "SLEW_CTL_SEL_BITS4_5", 10, 2 },
		{ "SLEW_CTL_SEL_BITS6_7", 8, 2 },
		{ "SLEW_CTL_SEL_BITS8_9", 6, 2 },
		{ "SLEW_CTL_SEL_BITS10_11", 4, 2 },
		{ "SLEW_CTL_SEL_BITS12_13", 2, 2 },
		{ "SLEW_CTL_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_POWERDOWN_2", 0x450b0, 0 },
		{ "ADR_LANE_0_11_PD", 4, 12 },
		{ "ADR_LANE_12_15_PD", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_BIT_ENABLE", 0x45200, 0 },
		{ "BIT_ENABLE_0_11", 4, 12 },
		{ "BIT_ENABLE_12_15", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_DIFFPAIR_ENABLE", 0x45204, 0 },
		{ "DI_ADR0_ADR1", 15, 1 },
		{ "DI_ADR2_ADR3", 14, 1 },
		{ "DI_ADR4_ADR5", 13, 1 },
		{ "DI_ADR6_ADR7", 12, 1 },
		{ "DI_ADR8_ADR9", 11, 1 },
		{ "DI_ADR10_ADR11", 10, 1 },
		{ "DI_ADR12_ADR13", 9, 1 },
		{ "DI_ADR14_ADR15", 8, 1 },
	{ "MC_ADR_DDRPHY_ADR_DELAY0", 0x45210, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY1", 0x45214, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY2", 0x45218, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY3", 0x4521c, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY4", 0x45220, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY5", 0x45224, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY6", 0x45228, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY7", 0x4522c, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DFT_WRAP_STATUS_CONTROL", 0x45230, 0 },
		{ "ADR_TEST_LANE_PAIR_FAIL", 8, 8 },
		{ "ADR_TEST_DATA_EN", 7, 1 },
		{ "DADR_TEST_MODE", 5, 2 },
		{ "ADR_TEST_4TO1_MODE", 4, 1 },
		{ "ADR_TEST_RESET", 3, 1 },
		{ "ADR_TEST_GEN_EN", 2, 1 },
		{ "ADR_TEST_CLEAR_ERROR", 1, 1 },
		{ "ADR_TEST_CHECK_EN", 0, 1 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN0", 0x45240, 0 },
		{ "EN_SLICE_N_WR_0", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN1", 0x45244, 0 },
		{ "EN_SLICE_N_WR_1", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN2", 0x45248, 0 },
		{ "EN_SLICE_N_WR_2", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN3", 0x4524c, 0 },
		{ "EN_SLICE_N_WR_3", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN0", 0x45250, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN1", 0x45254, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN2", 0x45258, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN3", 0x4525c, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_FET_SLICE_EN_MAP0", 0x45280, 0 },
		{ "SLICE_SEL_REG_BITS0_1", 14, 2 },
		{ "SLICE_SEL_REG_BITS2_3", 12, 2 },
		{ "SLICE_SEL_REG_BITS4_5", 10, 2 },
		{ "SLICE_SEL_REG_BITS6_7", 8, 2 },
		{ "SLICE_SEL_REG_BITS8_9", 6, 2 },
		{ "SLICE_SEL_REG_BITS10_11", 4, 2 },
		{ "SLICE_SEL_REG_BITS12_13", 2, 2 },
		{ "SLICE_SEL_REG_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_FET_SLICE_EN_MAP1", 0x45284, 0 },
		{ "SLICE_SEL_REG_BITS0_1", 14, 2 },
		{ "SLICE_SEL_REG_BITS2_3", 12, 2 },
		{ "SLICE_SEL_REG_BITS4_5", 10, 2 },
		{ "SLICE_SEL_REG_BITS6_7", 8, 2 },
		{ "SLICE_SEL_REG_BITS8_9", 6, 2 },
		{ "SLICE_SEL_REG_BITS10_11", 4, 2 },
		{ "SLICE_SEL_REG_BITS12_13", 2, 2 },
		{ "SLICE_SEL_REG_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE", 0x45260, 0 },
		{ "POST_CURSOR0", 12, 4 },
		{ "POST_CURSOR1", 8, 4 },
		{ "POST_CURSOR2", 4, 4 },
		{ "POST_CURSOR3", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE_MAP0", 0x452a0, 0 },
		{ "POST_CUR_SEL_BITS0_1", 14, 2 },
		{ "POST_CUR_SEL_BITS2_3", 12, 2 },
		{ "POST_CUR_SEL_BITS4_5", 10, 2 },
		{ "POST_CUR_SEL_BITS6_7", 8, 2 },
		{ "POST_CUR_SEL_BITS8_9", 6, 2 },
		{ "POST_CUR_SEL_BITS10_11", 4, 2 },
		{ "POST_CUR_SEL_BITS12_13", 2, 2 },
		{ "POST_CUR_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE_MAP1", 0x452a4, 0 },
		{ "POST_CUR_SEL_BITS0_1", 14, 2 },
		{ "POST_CUR_SEL_BITS2_3", 12, 2 },
		{ "POST_CUR_SEL_BITS4_5", 10, 2 },
		{ "POST_CUR_SEL_BITS6_7", 8, 2 },
		{ "POST_CUR_SEL_BITS8_9", 6, 2 },
		{ "POST_CUR_SEL_BITS10_11", 4, 2 },
		{ "POST_CUR_SEL_BITS12_13", 2, 2 },
		{ "POST_CUR_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE", 0x45268, 0 },
		{ "SLEW_CTL0", 12, 4 },
		{ "SLEW_CTL1", 8, 4 },
		{ "SLEW_CTL2", 4, 4 },
		{ "SLEW_CTL3", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE_MAP0", 0x452a8, 0 },
		{ "SLEW_CTL_SEL_BITS0_1", 14, 2 },
		{ "SLEW_CTL_SEL_BITS2_3", 12, 2 },
		{ "SLEW_CTL_SEL_BITS4_5", 10, 2 },
		{ "SLEW_CTL_SEL_BITS6_7", 8, 2 },
		{ "SLEW_CTL_SEL_BITS8_9", 6, 2 },
		{ "SLEW_CTL_SEL_BITS10_11", 4, 2 },
		{ "SLEW_CTL_SEL_BITS12_13", 2, 2 },
		{ "SLEW_CTL_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE_MAP1", 0x452ac, 0 },
		{ "SLEW_CTL_SEL_BITS0_1", 14, 2 },
		{ "SLEW_CTL_SEL_BITS2_3", 12, 2 },
		{ "SLEW_CTL_SEL_BITS4_5", 10, 2 },
		{ "SLEW_CTL_SEL_BITS6_7", 8, 2 },
		{ "SLEW_CTL_SEL_BITS8_9", 6, 2 },
		{ "SLEW_CTL_SEL_BITS10_11", 4, 2 },
		{ "SLEW_CTL_SEL_BITS12_13", 2, 2 },
		{ "SLEW_CTL_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_POWERDOWN_2", 0x452b0, 0 },
		{ "ADR_LANE_0_11_PD", 4, 12 },
		{ "ADR_LANE_12_15_PD", 0, 4 },
	{ "MC_DDRPHY_ADR_PLL_VREG_CONFIG_0", 0x460c0, 0 },
		{ "PLL_TUNE_0_2", 13, 3 },
		{ "PLL_TUNECP_0_2", 10, 3 },
		{ "PLL_TUNEF_0_5", 4, 6 },
		{ "PLL_TUNEVCO_0_1", 2, 2 },
		{ "PLL_PLLXTR_0_1", 0, 2 },
	{ "MC_DDRPHY_ADR_PLL_VREG_CONFIG_1", 0x460c4, 0 },
		{ "PLL_TUNETDIV_0_2", 13, 3 },
		{ "PLL_TUNEMDIV_0_1", 11, 2 },
		{ "PLL_TUNEATST", 10, 1 },
		{ "VREG_RANGE_0_1", 8, 2 },
		{ "VREG_VREGSPARE", 7, 1 },
		{ "VREG_VCCTUNE_0_1", 5, 2 },
		{ "INTERP_SIG_SLEW_0_3", 1, 4 },
		{ "ANALOG_WRAPON", 0, 1 },
	{ "MC_DDRPHY_ADR_SYSCLK_CNTL_PR", 0x460c8, 0 },
		{ "SYSCLK_ENABLE", 15, 1 },
		{ "SYSCLK_ROT_OVERRIDE", 8, 7 },
		{ "SYSCLK_ROT_OVERRIDE_EN", 7, 1 },
		{ "SYSCLK_PHASE_ALIGN_RESE", 6, 1 },
		{ "SYSCLK_PHASE_CNTL_EN", 5, 1 },
		{ "SYSCLK_PHASE_DEFAULT_EN", 4, 1 },
		{ "SYSCLK_POS_EDGE_ALIGN", 3, 1 },
		{ "CONTINUOUS_UPDATE", 2, 1 },
		{ "CE0DLTVCC", 0, 2 },
	{ "MC_DDRPHY_ADR_MCCLK_WRCLK_PR_STATIC_OFFSET", 0x460cc, 0 },
		{ "TSYS_WRCLK", 8, 7 },
	{ "MC_DDRPHY_ADR_SYSCLK_PR_VALUE_RO", 0x460d0, 0 },
		{ "SLEW_LATE_SAMPLE", 15, 1 },
		{ "SYSCLK_ROT", 8, 7 },
		{ "BB_LOCK", 7, 1 },
		{ "SLEW_EARLY_SAMPLE", 6, 1 },
		{ "SLEW_DONE_STATUS", 4, 2 },
		{ "SLEW_CNTL", 0, 4 },
	{ "MC_DDRPHY_ADR_GMTEST_ATEST_CNTL", 0x460d4, 0 },
		{ "FLUSH", 15, 1 },
		{ "GIANT_MUX_TEST_EN", 14, 1 },
		{ "GIANT_MUX_TEST_VAL", 13, 1 },
		{ "HS_PROBE_A_SEL_", 8, 4 },
		{ "HS_PROBE_B_SEL_", 4, 4 },
		{ "ATEST1CTL0", 3, 1 },
		{ "ATEST1CTL1", 2, 1 },
		{ "ATEST1CTL2", 1, 1 },
		{ "ATEST1CTL3", 0, 1 },
	{ "MC_DDRPHY_ADR_GIANT_MUX_RESULTS_A0", 0x460d8, 0 },
	{ "MC_DDRPHY_ADR_GIANT_MUX_RESULTS_A1", 0x460dc, 0 },
	{ "MC_DDRPHY_ADR_POWERDOWN_1", 0x460e0, 0 },
		{ "MASTER_PD_CNTL", 15, 1 },
		{ "ANALOG_INPUT_STAB2", 14, 1 },
		{ "ANALOG_INPUT_STAB1", 8, 1 },
		{ "SYSCLK_CLK_GATE", 6, 2 },
		{ "WR_FIFO_STAB", 5, 1 },
		{ "ADR_RX_PD", 4, 1 },
		{ "TX_TRISTATE_CNTL", 1, 1 },
		{ "DVCC_REG_PD", 0, 1 },
	{ "MC_DDRPHY_ADR_SLEW_CAL_CNTL", 0x460e4, 0 },
		{ "SLEW_CAL_ENABLE", 15, 1 },
		{ "SLEW_CAL_START", 14, 1 },
		{ "SLEW_CAL_OVERRIDE_EN", 12, 1 },
		{ "SLEW_CAL_OVERRIDE", 8, 4 },
		{ "SLEW_TARGET_PR_OFFSET", 0, 5 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE0", 0x44000, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE1", 0x44004, 0 },
		{ "DATA_BIT_ENABLE_16_23", 8, 8 },
		{ "DFT_FORCE_OUTPUTS", 7, 1 },
		{ "DFT_PRBS7_GEN_EN", 6, 1 },
		{ "WRAPSEL", 5, 1 },
		{ "MRS_CMD_DATA_N0", 3, 1 },
		{ "MRS_CMD_DATA_N1", 2, 1 },
		{ "MRS_CMD_DATA_N2", 1, 1 },
		{ "MRS_CMD_DATA_N3", 0, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE0_RP", 0x441f0, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE1_RP", 0x441f4, 0 },
		{ "DATA_BIT_DISABLE_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR0", 0x44008, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR1", 0x4400c, 0 },
		{ "DATA_BIT_DIR_16_23", 8, 8 },
		{ "WL_ADVANCE_DISABLE", 7, 1 },
		{ "DISABLE_PING_PONG", 6, 1 },
		{ "DELAY_PING_PONG_HALF", 5, 1 },
		{ "ADVANCE_PING_PONG", 4, 1 },
		{ "ATEST_MUX_CTL0", 3, 1 },
		{ "ATEST_MUX_CTL1", 2, 1 },
		{ "ATEST_MUX_CTL2", 1, 1 },
		{ "ATEST_MUX_CTL3", 0, 1 },
	{ "MC_DDRPHY_DP18_READ_CLOCK_RANK_PAIR", 0x44010, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
	{ "MC_DDRPHY_DP18_WRCLK_EN_RP", 0x44014, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
		{ "QUAD2_CLK18_BIT14", 1, 1 },
		{ "QUAD3_CLK18_BIT15", 0, 1 },
	{ "MC_DDRPHY_DP18_DQ_WR_OFFSET_RP", 0x441f8, 0 },
		{ "DQ_WR_OFFSET_N0", 12, 4 },
		{ "DQ_WR_OFFSET_N1", 8, 4 },
		{ "DQ_WR_OFFSET_N2", 4, 4 },
		{ "DQ_WR_OFFSET_N3", 0, 4 },
	{ "MC_DDRPHY_DP18_RX_PEAK_AMP", 0x44018, 0 },
		{ "PEAK_AMP_CTL_SIDE0", 13, 3 },
		{ "PEAK_AMP_CTL_SIDE1", 9, 3 },
		{ "SxMCVREF_0_3", 4, 4 },
		{ "SxPODVREF", 3, 1 },
		{ "DISABLE_TERMINATION", 2, 1 },
		{ "READ_CENTERING_MODE", 0, 2 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR", 0x4401c, 0 },
		{ "SYSCLK_ENABLE", 15, 1 },
		{ "SYSCLK_ROT_OVERRIDE", 8, 7 },
		{ "SYSCLK_ROT_OVERRIDE_EN", 7, 1 },
		{ "SYSCLK_PHASE_ALIGN_RESET", 6, 1 },
		{ "SYSCLK_PHASE_CNTL_EN", 5, 1 },
		{ "SYSCLK_PHASE_DEFAULT_EN", 4, 1 },
		{ "SYSCLK_POS_EDGE_ALIGN", 3, 1 },
		{ "CONTINUOUS_UPDATE", 2, 1 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR_VALUE", 0x441cc, 0 },
		{ "SYSCLK_ROT", 8, 7 },
	{ "MC_DDRPHY_DP18_WRCLK_PR", 0x441d0, 0 },
		{ "TSYS_WRCLK", 8, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR0_RANK_PAIR", 0x440c0, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR1_RANK_PAIR", 0x440c4, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQS_RD_PHASE_SELECT_RANK_PAIR", 0x44024, 0 },
		{ "DQSCLK_SELECT0", 14, 2 },
		{ "RDCLK_SELECT0", 12, 2 },
		{ "DQSCLK_SELECT1", 10, 2 },
		{ "RDCLK_SELECT1", 8, 2 },
		{ "DQSCLK_SELECT2", 6, 2 },
		{ "RDCLK_SELECT2", 4, 2 },
		{ "DQSCLK_SELECT3", 2, 2 },
		{ "RDCLK_SELECT3", 0, 2 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN0_RANK_PAIR", 0x44170, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN1_RANK_PAIR", 0x44174, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_0_RP", 0x440e0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_1_RP", 0x440e4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_2_RP", 0x440e8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_3_RP", 0x440ec, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_4_RP", 0x440f0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_5_RP", 0x440f4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_6_RP", 0x440f8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_7_RP", 0x440fc, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_8_RP", 0x44100, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_9_RP", 0x44104, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_10_RP", 0x44108, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_11_RP", 0x4410c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_12_RP", 0x44110, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_13_RP", 0x44114, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_14_RP", 0x44118, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_15_RP", 0x4411c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_16_RP", 0x44120, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_17_RP", 0x44124, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_18_RP", 0x44128, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_19_RP", 0x4412c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_20_RP", 0x44130, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_21_RP", 0x44134, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_22_RP", 0x44138, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_23_RP", 0x4413c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_READ_DELAY0_RANK_PAIR", 0x44140, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY1_RANK_PAIR", 0x44144, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY2_RANK_PAIR", 0x44148, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY3_RANK_PAIR", 0x4414c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY4_RANK_PAIR", 0x44150, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY5_RANK_PAIR", 0x44154, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY6_RANK_PAIR", 0x44158, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY7_RANK_PAIR", 0x4415c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY8_RANK_PAIR", 0x44160, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY9_RANK_PAIR", 0x44164, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY10_RANK_PAIR", 0x44168, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY11_RANK_PAIR", 0x4416c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET0_RANK_PAIR", 0x44030, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET1_RANK_PAIR", 0x44034, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE0", 0x441c0, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE1", 0x441c4, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DQS_TIMING_REFERENCE", 0x441c8, 0 },
		{ "REFERENCE", 8, 7 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE0_RANK_PAIR", 0x44180, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE1_RANK_PAIR", 0x44184, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE2_RANK_PAIR", 0x44188, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE3_RANK_PAIR", 0x4418c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE4_RANK_PAIR", 0x44190, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE5_RANK_PAIR", 0x44194, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE6_RANK_PAIR", 0x44198, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE7_RANK_PAIR", 0x4419c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE8_RANK_PAIR", 0x441a0, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE9_RANK_PAIR", 0x441a4, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE10_RANK_PAIR", 0x441a8, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE11_RANK_PAIR", 0x441ac, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_DRIFT_LIMITS", 0x44028, 0 },
		{ "MIN_RD_EYE_SIZE", 8, 6 },
		{ "MAX_DQS_DRIFT", 0, 6 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS0", 0x44038, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS1", 0x4403c, 0 },
		{ "LEADING_EDGE_NOT_FOUND_1", 8, 8 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS2", 0x44040, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS3", 0x44044, 0 },
		{ "TRAILING_EDGE_NOT_FOUND_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DQS_GATE_DELAY_RP", 0x4404c, 0 },
		{ "DQS_GATE_DELAY_N0", 12, 3 },
		{ "DQS_GATE_DELAY_N1", 8, 3 },
		{ "DQS_GATE_DELAY_N2", 4, 3 },
		{ "DQS_GATE_DELAY_N3", 0, 3 },
	{ "MC_DDRPHY_DP18_RD_STATUS0", 0x44050, 0 },
		{ "NO_EYE_DETECTED", 15, 1 },
		{ "LEADING_EDGE_FOUND", 14, 1 },
		{ "TRAILING_EDGE_FOUND", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3", 5, 1 },
		{ "EYE_CLIPPING", 4, 1 },
		{ "NO_DQS", 3, 1 },
		{ "NO_LOCK", 2, 1 },
		{ "DRIFT_ERROR", 1, 1 },
		{ "MIN_EYE", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_ERROR_MASK0", 0x44054, 0 },
		{ "NO_EYE_DETECTED_MASK", 15, 1 },
		{ "LEADING_EDGE_FOUND_MASK", 14, 1 },
		{ "TRAILING_EDGE_FOUND_MASK", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0_MASK", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1_MASK", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2_MASK", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3_MASK", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0_MASK", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1_MASK", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2_MASK", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3_MASK", 5, 1 },
		{ "EYE_CLIPPING_MASK", 4, 1 },
		{ "NO_DQS_MASK", 3, 1 },
		{ "NO_LOCK_MASK", 2, 1 },
		{ "DRIFT_ERROR_MASK", 1, 1 },
		{ "MIN_EYE_MASK", 0, 1 },
	{ "MC_DDRPHY_DP18_WR_LVL_STATUS0", 0x4405c, 0 },
		{ "CLK_LEVEL", 14, 2 },
		{ "FINE_STEPPING", 13, 1 },
		{ "DONE", 12, 1 },
		{ "WL_ERR_CLK16_ST", 11, 1 },
		{ "WL_ERR_CLK18_ST", 10, 1 },
		{ "WL_ERR_CLK20_ST", 9, 1 },
		{ "WL_ERR_CLK22_ST", 8, 1 },
		{ "ZERO_DETECTED", 7, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS0", 0x44060, 0 },
		{ "BIT_CENTERED", 11, 5 },
		{ "SMALL_STEP_LEFT", 10, 1 },
		{ "BIG_STEP_RIGHT", 9, 1 },
		{ "MATCH_STEP_RIGHT", 8, 1 },
		{ "JUMP_BACK_RIGHT", 7, 1 },
		{ "SMALL_STEP_RIGHT", 6, 1 },
		{ "DDONE", 5, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS1", 0x44064, 0 },
		{ "FW_LEFT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS2", 0x44068, 0 },
		{ "FW_RIGHT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_ERROR0", 0x4406c, 0 },
		{ "WL_ERR_CLK16", 15, 1 },
		{ "WL_ERR_CLK18", 14, 1 },
		{ "WL_ERR_CLK20", 13, 1 },
		{ "WL_ERR_CLK22", 12, 1 },
		{ "VALID_NS_BIG_L", 7, 1 },
		{ "INVALID_NS_SMALL_L", 6, 1 },
		{ "VALID_NS_BIG_R", 5, 1 },
		{ "INVALID_NS_BIG_R", 4, 1 },
		{ "VALID_NS_JUMP_BACK", 3, 1 },
		{ "INVALID_NS_SMALL_R", 2, 1 },
		{ "OFFSET_ERR", 1, 1 },
	{ "MC_DDRPHY_DP18_WR_ERROR_MASK0", 0x44070, 0 },
		{ "WL_ERR_CLK16_MASK", 15, 1 },
		{ "WL_ERR_CLK18_MASK", 14, 1 },
		{ "WL_ERR_CLK20_MASK", 13, 1 },
		{ "WR_ERR_CLK22_MASK", 12, 1 },
		{ "VALID_NS_BIG_L_MASK", 7, 1 },
		{ "INVALID_NS_SMALL_L_MASK", 6, 1 },
		{ "VALID_NS_BIG_R_MASK", 5, 1 },
		{ "INVALID_NS_BIG_R_MASK", 4, 1 },
		{ "VALID_NS_JUMP_BACK_MASK", 3, 1 },
		{ "INVALID_NS_SMALL_R_MASK", 2, 1 },
		{ "OFFSET_ERR_MASK", 1, 1 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG0", 0x441d8, 0 },
		{ "PLL_TUNE_0_2", 13, 3 },
		{ "PLL_TUNECP_0_2", 10, 3 },
		{ "PLL_TUNEF_0_5", 4, 6 },
		{ "PLL_TUNEVCO_0_1", 2, 2 },
		{ "PLL_PLLXTR_0_1", 0, 2 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG1", 0x441dc, 0 },
		{ "PLL_TUNETDIV_0_2", 13, 3 },
		{ "PLL_TUNEMDIV_0_1", 11, 2 },
		{ "PLL_TUNEATST", 10, 1 },
		{ "VREG_RANGE_0_1", 8, 2 },
		{ "CE0DLTVCCA", 7, 1 },
		{ "VREG_VCCTUNE_0_1", 5, 2 },
		{ "CE0DLTVCCD1", 4, 1 },
		{ "CE0DLTVCCD2", 3, 1 },
		{ "S0INSDLYTAP", 2, 1 },
		{ "S1INSDLYTAP", 1, 1 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_SLICE", 0x441e0, 0 },
		{ "EN_SLICE_N_WR", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_TERM", 0x441e8, 0 },
		{ "EN_TERM_N_WR", 8, 8 },
		{ "EN_TERM_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_SLICE", 0x441e4, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_TERM", 0x441ec, 0 },
		{ "EN_TERM_P_WR", 8, 8 },
		{ "EN_TERM_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_CONFIG0", 0x441d4, 0 },
		{ "INTERP_SIG_SLEW", 12, 4 },
		{ "POST_CURSOR", 8, 4 },
		{ "SLEW_CTL", 4, 4 },
	{ "MC_DDRPHY_DP18_DFT_WRAP_STATUS", 0x44074, 0 },
		{ "CHECKER_RESET", 14, 1 },
		{ "SYNC", 6, 6 },
		{ "ERROR", 0, 6 },
	{ "MC_DDRPHY_DP18_DFT_DIG_EYE", 0x44020, 0 },
		{ "DIGITAL_EYE_EN", 15, 1 },
		{ "BUMP", 14, 1 },
		{ "TRIG_PERIOD", 13, 1 },
		{ "CNTL_POL", 12, 1 },
		{ "CNTL_SRC", 8, 1 },
		{ "DIGITAL_EYE_VALUE", 0, 8 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_0", 0x440c8, 0 },
		{ "MEMINTD00_POS", 14, 2 },
		{ "MEMINTD01_PO", 12, 2 },
		{ "MEMINTD02_POS", 10, 2 },
		{ "MEMINTD03_POS", 8, 2 },
		{ "MEMINTD04_POS", 6, 2 },
		{ "MEMINTD05_POS", 4, 2 },
		{ "MEMINTD06_POS", 2, 2 },
		{ "MEMINTD07_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_1", 0x440cc, 0 },
		{ "MEMINTD08_POS", 14, 2 },
		{ "MEMINTD09_POS", 12, 2 },
		{ "MEMINTD10_POS", 10, 2 },
		{ "MEMINTD11_POS", 8, 2 },
		{ "MEMINTD12_POS", 6, 2 },
		{ "MEMINTD13_POS", 4, 2 },
		{ "MEMINTD14_POS", 2, 2 },
		{ "MEMINTD15_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_2", 0x440d0, 0 },
		{ "MEMINTD16_POS", 14, 2 },
		{ "MEMINTD17_POS", 12, 2 },
		{ "MEMINTD18_POS", 10, 2 },
		{ "MEMINTD19_POS", 8, 2 },
		{ "MEMINTD20_POS", 6, 2 },
		{ "MEMINTD21_POS", 4, 2 },
		{ "MEMINTD22_POS", 2, 2 },
		{ "MEMINTD23_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG0", 0x44078, 0 },
		{ "SYSCLK_RDCLK_OFFSET", 8, 7 },
		{ "SYSCLK_DQSCLK_OFFSET", 0, 7 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG1", 0x440d4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG2", 0x440d8, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG3", 0x441b4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG4", 0x441b8, 0 },
	{ "MC_DDRPHY_DP18_DQSCLK_OFFSET", 0x440dc, 0 },
		{ "DQS_OFFSET", 8, 7 },
	{ "MC_DDRPHY_DP18_DEBUG_SEL", 0x4402c, 0 },
		{ "HS_PROBE_A_SEL", 11, 5 },
		{ "HS_PROBE_B_SEL", 6, 5 },
		{ "RD_DEBUG_SEL", 3, 3 },
		{ "WR_DEBUG_SEL", 0, 3 },
	{ "MC_DDRPHY_DP18_POWERDOWN_1", 0x441fc, 0 },
		{ "MASTER_PD_CNTL", 15, 1 },
		{ "ANALOG_INPUT_STAB2", 14, 1 },
		{ "EYEDAC_PD", 13, 1 },
		{ "ANALOG_OUTPUT_STAB", 9, 1 },
		{ "ANALOG_INPUT_STAB1", 8, 1 },
		{ "SYSCLK_CLK_GATE", 6, 2 },
		{ "WR_FIFO_STAB", 5, 1 },
		{ "ADR_RX_PD", 4, 1 },
		{ "DP18_RX_PD", 2, 2 },
		{ "TX_TRISTATE_CNTL", 1, 1 },
		{ "DVCC_REG_PD", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG5", 0x44048, 0 },
		{ "DYN_POWER_CNTL_EN", 15, 1 },
		{ "DYN_MCTERM_CNTL_EN", 14, 1 },
		{ "DYN_RX_GATE_CNTL_EN", 13, 1 },
		{ "CALGATE_ON", 12, 1 },
		{ "PER_RDCLK_UPDATE_DIS", 11, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE0", 0x44200, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE1", 0x44204, 0 },
		{ "DATA_BIT_ENABLE_16_23", 8, 8 },
		{ "DFT_FORCE_OUTPUTS", 7, 1 },
		{ "DFT_PRBS7_GEN_EN", 6, 1 },
		{ "WRAPSEL", 5, 1 },
		{ "MRS_CMD_DATA_N0", 3, 1 },
		{ "MRS_CMD_DATA_N1", 2, 1 },
		{ "MRS_CMD_DATA_N2", 1, 1 },
		{ "MRS_CMD_DATA_N3", 0, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE0_RP", 0x443f0, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE1_RP", 0x443f4, 0 },
		{ "DATA_BIT_DISABLE_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR0", 0x44208, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR1", 0x4420c, 0 },
		{ "DATA_BIT_DIR_16_23", 8, 8 },
		{ "WL_ADVANCE_DISABLE", 7, 1 },
		{ "DISABLE_PING_PONG", 6, 1 },
		{ "DELAY_PING_PONG_HALF", 5, 1 },
		{ "ADVANCE_PING_PONG", 4, 1 },
		{ "ATEST_MUX_CTL0", 3, 1 },
		{ "ATEST_MUX_CTL1", 2, 1 },
		{ "ATEST_MUX_CTL2", 1, 1 },
		{ "ATEST_MUX_CTL3", 0, 1 },
	{ "MC_DDRPHY_DP18_READ_CLOCK_RANK_PAIR", 0x44210, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
	{ "MC_DDRPHY_DP18_WRCLK_EN_RP", 0x44214, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
		{ "QUAD2_CLK18_BIT14", 1, 1 },
		{ "QUAD3_CLK18_BIT15", 0, 1 },
	{ "MC_DDRPHY_DP18_DQ_WR_OFFSET_RP", 0x443f8, 0 },
		{ "DQ_WR_OFFSET_N0", 12, 4 },
		{ "DQ_WR_OFFSET_N1", 8, 4 },
		{ "DQ_WR_OFFSET_N2", 4, 4 },
		{ "DQ_WR_OFFSET_N3", 0, 4 },
	{ "MC_DDRPHY_DP18_RX_PEAK_AMP", 0x44218, 0 },
		{ "PEAK_AMP_CTL_SIDE0", 13, 3 },
		{ "PEAK_AMP_CTL_SIDE1", 9, 3 },
		{ "SxMCVREF_0_3", 4, 4 },
		{ "SxPODVREF", 3, 1 },
		{ "DISABLE_TERMINATION", 2, 1 },
		{ "READ_CENTERING_MODE", 0, 2 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR", 0x4421c, 0 },
		{ "SYSCLK_ENABLE", 15, 1 },
		{ "SYSCLK_ROT_OVERRIDE", 8, 7 },
		{ "SYSCLK_ROT_OVERRIDE_EN", 7, 1 },
		{ "SYSCLK_PHASE_ALIGN_RESET", 6, 1 },
		{ "SYSCLK_PHASE_CNTL_EN", 5, 1 },
		{ "SYSCLK_PHASE_DEFAULT_EN", 4, 1 },
		{ "SYSCLK_POS_EDGE_ALIGN", 3, 1 },
		{ "CONTINUOUS_UPDATE", 2, 1 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR_VALUE", 0x443cc, 0 },
		{ "SYSCLK_ROT", 8, 7 },
	{ "MC_DDRPHY_DP18_WRCLK_PR", 0x443d0, 0 },
		{ "TSYS_WRCLK", 8, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR0_RANK_PAIR", 0x442c0, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR1_RANK_PAIR", 0x442c4, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQS_RD_PHASE_SELECT_RANK_PAIR", 0x44224, 0 },
		{ "DQSCLK_SELECT0", 14, 2 },
		{ "RDCLK_SELECT0", 12, 2 },
		{ "DQSCLK_SELECT1", 10, 2 },
		{ "RDCLK_SELECT1", 8, 2 },
		{ "DQSCLK_SELECT2", 6, 2 },
		{ "RDCLK_SELECT2", 4, 2 },
		{ "DQSCLK_SELECT3", 2, 2 },
		{ "RDCLK_SELECT3", 0, 2 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN0_RANK_PAIR", 0x44370, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN1_RANK_PAIR", 0x44374, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_0_RP", 0x442e0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_1_RP", 0x442e4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_2_RP", 0x442e8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_3_RP", 0x442ec, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_4_RP", 0x442f0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_5_RP", 0x442f4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_6_RP", 0x442f8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_7_RP", 0x442fc, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_8_RP", 0x44300, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_9_RP", 0x44304, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_10_RP", 0x44308, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_11_RP", 0x4430c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_12_RP", 0x44310, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_13_RP", 0x44314, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_14_RP", 0x44318, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_15_RP", 0x4431c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_16_RP", 0x44320, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_17_RP", 0x44324, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_18_RP", 0x44328, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_19_RP", 0x4432c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_20_RP", 0x44330, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_21_RP", 0x44334, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_22_RP", 0x44338, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_23_RP", 0x4433c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_READ_DELAY0_RANK_PAIR", 0x44340, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY1_RANK_PAIR", 0x44344, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY2_RANK_PAIR", 0x44348, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY3_RANK_PAIR", 0x4434c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY4_RANK_PAIR", 0x44350, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY5_RANK_PAIR", 0x44354, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY6_RANK_PAIR", 0x44358, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY7_RANK_PAIR", 0x4435c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY8_RANK_PAIR", 0x44360, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY9_RANK_PAIR", 0x44364, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY10_RANK_PAIR", 0x44368, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY11_RANK_PAIR", 0x4436c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET0_RANK_PAIR", 0x44230, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET1_RANK_PAIR", 0x44234, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE0", 0x443c0, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE1", 0x443c4, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DQS_TIMING_REFERENCE", 0x443c8, 0 },
		{ "REFERENCE", 8, 7 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE0_RANK_PAIR", 0x44380, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE1_RANK_PAIR", 0x44384, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE2_RANK_PAIR", 0x44388, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE3_RANK_PAIR", 0x4438c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE4_RANK_PAIR", 0x44390, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE5_RANK_PAIR", 0x44394, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE6_RANK_PAIR", 0x44398, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE7_RANK_PAIR", 0x4439c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE8_RANK_PAIR", 0x443a0, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE9_RANK_PAIR", 0x443a4, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE10_RANK_PAIR", 0x443a8, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE11_RANK_PAIR", 0x443ac, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_DRIFT_LIMITS", 0x44228, 0 },
		{ "MIN_RD_EYE_SIZE", 8, 6 },
		{ "MAX_DQS_DRIFT", 0, 6 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS0", 0x44238, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS1", 0x4423c, 0 },
		{ "LEADING_EDGE_NOT_FOUND_1", 8, 8 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS2", 0x44240, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS3", 0x44244, 0 },
		{ "TRAILING_EDGE_NOT_FOUND_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DQS_GATE_DELAY_RP", 0x4424c, 0 },
		{ "DQS_GATE_DELAY_N0", 12, 3 },
		{ "DQS_GATE_DELAY_N1", 8, 3 },
		{ "DQS_GATE_DELAY_N2", 4, 3 },
		{ "DQS_GATE_DELAY_N3", 0, 3 },
	{ "MC_DDRPHY_DP18_RD_STATUS0", 0x44250, 0 },
		{ "NO_EYE_DETECTED", 15, 1 },
		{ "LEADING_EDGE_FOUND", 14, 1 },
		{ "TRAILING_EDGE_FOUND", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3", 5, 1 },
		{ "EYE_CLIPPING", 4, 1 },
		{ "NO_DQS", 3, 1 },
		{ "NO_LOCK", 2, 1 },
		{ "DRIFT_ERROR", 1, 1 },
		{ "MIN_EYE", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_ERROR_MASK0", 0x44254, 0 },
		{ "NO_EYE_DETECTED_MASK", 15, 1 },
		{ "LEADING_EDGE_FOUND_MASK", 14, 1 },
		{ "TRAILING_EDGE_FOUND_MASK", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0_MASK", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1_MASK", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2_MASK", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3_MASK", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0_MASK", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1_MASK", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2_MASK", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3_MASK", 5, 1 },
		{ "EYE_CLIPPING_MASK", 4, 1 },
		{ "NO_DQS_MASK", 3, 1 },
		{ "NO_LOCK_MASK", 2, 1 },
		{ "DRIFT_ERROR_MASK", 1, 1 },
		{ "MIN_EYE_MASK", 0, 1 },
	{ "MC_DDRPHY_DP18_WR_LVL_STATUS0", 0x4425c, 0 },
		{ "CLK_LEVEL", 14, 2 },
		{ "FINE_STEPPING", 13, 1 },
		{ "DONE", 12, 1 },
		{ "WL_ERR_CLK16_ST", 11, 1 },
		{ "WL_ERR_CLK18_ST", 10, 1 },
		{ "WL_ERR_CLK20_ST", 9, 1 },
		{ "WL_ERR_CLK22_ST", 8, 1 },
		{ "ZERO_DETECTED", 7, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS0", 0x44260, 0 },
		{ "BIT_CENTERED", 11, 5 },
		{ "SMALL_STEP_LEFT", 10, 1 },
		{ "BIG_STEP_RIGHT", 9, 1 },
		{ "MATCH_STEP_RIGHT", 8, 1 },
		{ "JUMP_BACK_RIGHT", 7, 1 },
		{ "SMALL_STEP_RIGHT", 6, 1 },
		{ "DDONE", 5, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS1", 0x44264, 0 },
		{ "FW_LEFT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS2", 0x44268, 0 },
		{ "FW_RIGHT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_ERROR0", 0x4426c, 0 },
		{ "WL_ERR_CLK16", 15, 1 },
		{ "WL_ERR_CLK18", 14, 1 },
		{ "WL_ERR_CLK20", 13, 1 },
		{ "WL_ERR_CLK22", 12, 1 },
		{ "VALID_NS_BIG_L", 7, 1 },
		{ "INVALID_NS_SMALL_L", 6, 1 },
		{ "VALID_NS_BIG_R", 5, 1 },
		{ "INVALID_NS_BIG_R", 4, 1 },
		{ "VALID_NS_JUMP_BACK", 3, 1 },
		{ "INVALID_NS_SMALL_R", 2, 1 },
		{ "OFFSET_ERR", 1, 1 },
	{ "MC_DDRPHY_DP18_WR_ERROR_MASK0", 0x44270, 0 },
		{ "WL_ERR_CLK16_MASK", 15, 1 },
		{ "WL_ERR_CLK18_MASK", 14, 1 },
		{ "WL_ERR_CLK20_MASK", 13, 1 },
		{ "WR_ERR_CLK22_MASK", 12, 1 },
		{ "VALID_NS_BIG_L_MASK", 7, 1 },
		{ "INVALID_NS_SMALL_L_MASK", 6, 1 },
		{ "VALID_NS_BIG_R_MASK", 5, 1 },
		{ "INVALID_NS_BIG_R_MASK", 4, 1 },
		{ "VALID_NS_JUMP_BACK_MASK", 3, 1 },
		{ "INVALID_NS_SMALL_R_MASK", 2, 1 },
		{ "OFFSET_ERR_MASK", 1, 1 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG0", 0x443d8, 0 },
		{ "PLL_TUNE_0_2", 13, 3 },
		{ "PLL_TUNECP_0_2", 10, 3 },
		{ "PLL_TUNEF_0_5", 4, 6 },
		{ "PLL_TUNEVCO_0_1", 2, 2 },
		{ "PLL_PLLXTR_0_1", 0, 2 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG1", 0x443dc, 0 },
		{ "PLL_TUNETDIV_0_2", 13, 3 },
		{ "PLL_TUNEMDIV_0_1", 11, 2 },
		{ "PLL_TUNEATST", 10, 1 },
		{ "VREG_RANGE_0_1", 8, 2 },
		{ "CE0DLTVCCA", 7, 1 },
		{ "VREG_VCCTUNE_0_1", 5, 2 },
		{ "CE0DLTVCCD1", 4, 1 },
		{ "CE0DLTVCCD2", 3, 1 },
		{ "S0INSDLYTAP", 2, 1 },
		{ "S1INSDLYTAP", 1, 1 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_SLICE", 0x443e0, 0 },
		{ "EN_SLICE_N_WR", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_TERM", 0x443e8, 0 },
		{ "EN_TERM_N_WR", 8, 8 },
		{ "EN_TERM_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_SLICE", 0x443e4, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_TERM", 0x443ec, 0 },
		{ "EN_TERM_P_WR", 8, 8 },
		{ "EN_TERM_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_CONFIG0", 0x443d4, 0 },
		{ "INTERP_SIG_SLEW", 12, 4 },
		{ "POST_CURSOR", 8, 4 },
		{ "SLEW_CTL", 4, 4 },
	{ "MC_DDRPHY_DP18_DFT_WRAP_STATUS", 0x44274, 0 },
		{ "CHECKER_RESET", 14, 1 },
		{ "SYNC", 6, 6 },
		{ "ERROR", 0, 6 },
	{ "MC_DDRPHY_DP18_DFT_DIG_EYE", 0x44220, 0 },
		{ "DIGITAL_EYE_EN", 15, 1 },
		{ "BUMP", 14, 1 },
		{ "TRIG_PERIOD", 13, 1 },
		{ "CNTL_POL", 12, 1 },
		{ "CNTL_SRC", 8, 1 },
		{ "DIGITAL_EYE_VALUE", 0, 8 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_0", 0x442c8, 0 },
		{ "MEMINTD00_POS", 14, 2 },
		{ "MEMINTD01_PO", 12, 2 },
		{ "MEMINTD02_POS", 10, 2 },
		{ "MEMINTD03_POS", 8, 2 },
		{ "MEMINTD04_POS", 6, 2 },
		{ "MEMINTD05_POS", 4, 2 },
		{ "MEMINTD06_POS", 2, 2 },
		{ "MEMINTD07_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_1", 0x442cc, 0 },
		{ "MEMINTD08_POS", 14, 2 },
		{ "MEMINTD09_POS", 12, 2 },
		{ "MEMINTD10_POS", 10, 2 },
		{ "MEMINTD11_POS", 8, 2 },
		{ "MEMINTD12_POS", 6, 2 },
		{ "MEMINTD13_POS", 4, 2 },
		{ "MEMINTD14_POS", 2, 2 },
		{ "MEMINTD15_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_2", 0x442d0, 0 },
		{ "MEMINTD16_POS", 14, 2 },
		{ "MEMINTD17_POS", 12, 2 },
		{ "MEMINTD18_POS", 10, 2 },
		{ "MEMINTD19_POS", 8, 2 },
		{ "MEMINTD20_POS", 6, 2 },
		{ "MEMINTD21_POS", 4, 2 },
		{ "MEMINTD22_POS", 2, 2 },
		{ "MEMINTD23_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG0", 0x44278, 0 },
		{ "SYSCLK_RDCLK_OFFSET", 8, 7 },
		{ "SYSCLK_DQSCLK_OFFSET", 0, 7 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG1", 0x442d4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG2", 0x442d8, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG3", 0x443b4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG4", 0x443b8, 0 },
	{ "MC_DDRPHY_DP18_DQSCLK_OFFSET", 0x442dc, 0 },
		{ "DQS_OFFSET", 8, 7 },
	{ "MC_DDRPHY_DP18_DEBUG_SEL", 0x4422c, 0 },
		{ "HS_PROBE_A_SEL", 11, 5 },
		{ "HS_PROBE_B_SEL", 6, 5 },
		{ "RD_DEBUG_SEL", 3, 3 },
		{ "WR_DEBUG_SEL", 0, 3 },
	{ "MC_DDRPHY_DP18_POWERDOWN_1", 0x443fc, 0 },
		{ "MASTER_PD_CNTL", 15, 1 },
		{ "ANALOG_INPUT_STAB2", 14, 1 },
		{ "EYEDAC_PD", 13, 1 },
		{ "ANALOG_OUTPUT_STAB", 9, 1 },
		{ "ANALOG_INPUT_STAB1", 8, 1 },
		{ "SYSCLK_CLK_GATE", 6, 2 },
		{ "WR_FIFO_STAB", 5, 1 },
		{ "ADR_RX_PD", 4, 1 },
		{ "DP18_RX_PD", 2, 2 },
		{ "TX_TRISTATE_CNTL", 1, 1 },
		{ "DVCC_REG_PD", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG5", 0x44248, 0 },
		{ "DYN_POWER_CNTL_EN", 15, 1 },
		{ "DYN_MCTERM_CNTL_EN", 14, 1 },
		{ "DYN_RX_GATE_CNTL_EN", 13, 1 },
		{ "CALGATE_ON", 12, 1 },
		{ "PER_RDCLK_UPDATE_DIS", 11, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE0", 0x44400, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE1", 0x44404, 0 },
		{ "DATA_BIT_ENABLE_16_23", 8, 8 },
		{ "DFT_FORCE_OUTPUTS", 7, 1 },
		{ "DFT_PRBS7_GEN_EN", 6, 1 },
		{ "WRAPSEL", 5, 1 },
		{ "MRS_CMD_DATA_N0", 3, 1 },
		{ "MRS_CMD_DATA_N1", 2, 1 },
		{ "MRS_CMD_DATA_N2", 1, 1 },
		{ "MRS_CMD_DATA_N3", 0, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE0_RP", 0x445f0, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE1_RP", 0x445f4, 0 },
		{ "DATA_BIT_DISABLE_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR0", 0x44408, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR1", 0x4440c, 0 },
		{ "DATA_BIT_DIR_16_23", 8, 8 },
		{ "WL_ADVANCE_DISABLE", 7, 1 },
		{ "DISABLE_PING_PONG", 6, 1 },
		{ "DELAY_PING_PONG_HALF", 5, 1 },
		{ "ADVANCE_PING_PONG", 4, 1 },
		{ "ATEST_MUX_CTL0", 3, 1 },
		{ "ATEST_MUX_CTL1", 2, 1 },
		{ "ATEST_MUX_CTL2", 1, 1 },
		{ "ATEST_MUX_CTL3", 0, 1 },
	{ "MC_DDRPHY_DP18_READ_CLOCK_RANK_PAIR", 0x44410, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
	{ "MC_DDRPHY_DP18_WRCLK_EN_RP", 0x44414, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
		{ "QUAD2_CLK18_BIT14", 1, 1 },
		{ "QUAD3_CLK18_BIT15", 0, 1 },
	{ "MC_DDRPHY_DP18_DQ_WR_OFFSET_RP", 0x445f8, 0 },
		{ "DQ_WR_OFFSET_N0", 12, 4 },
		{ "DQ_WR_OFFSET_N1", 8, 4 },
		{ "DQ_WR_OFFSET_N2", 4, 4 },
		{ "DQ_WR_OFFSET_N3", 0, 4 },
	{ "MC_DDRPHY_DP18_RX_PEAK_AMP", 0x44418, 0 },
		{ "PEAK_AMP_CTL_SIDE0", 13, 3 },
		{ "PEAK_AMP_CTL_SIDE1", 9, 3 },
		{ "SxMCVREF_0_3", 4, 4 },
		{ "SxPODVREF", 3, 1 },
		{ "DISABLE_TERMINATION", 2, 1 },
		{ "READ_CENTERING_MODE", 0, 2 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR", 0x4441c, 0 },
		{ "SYSCLK_ENABLE", 15, 1 },
		{ "SYSCLK_ROT_OVERRIDE", 8, 7 },
		{ "SYSCLK_ROT_OVERRIDE_EN", 7, 1 },
		{ "SYSCLK_PHASE_ALIGN_RESET", 6, 1 },
		{ "SYSCLK_PHASE_CNTL_EN", 5, 1 },
		{ "SYSCLK_PHASE_DEFAULT_EN", 4, 1 },
		{ "SYSCLK_POS_EDGE_ALIGN", 3, 1 },
		{ "CONTINUOUS_UPDATE", 2, 1 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR_VALUE", 0x445cc, 0 },
		{ "SYSCLK_ROT", 8, 7 },
	{ "MC_DDRPHY_DP18_WRCLK_PR", 0x445d0, 0 },
		{ "TSYS_WRCLK", 8, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR0_RANK_PAIR", 0x444c0, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR1_RANK_PAIR", 0x444c4, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQS_RD_PHASE_SELECT_RANK_PAIR", 0x44424, 0 },
		{ "DQSCLK_SELECT0", 14, 2 },
		{ "RDCLK_SELECT0", 12, 2 },
		{ "DQSCLK_SELECT1", 10, 2 },
		{ "RDCLK_SELECT1", 8, 2 },
		{ "DQSCLK_SELECT2", 6, 2 },
		{ "RDCLK_SELECT2", 4, 2 },
		{ "DQSCLK_SELECT3", 2, 2 },
		{ "RDCLK_SELECT3", 0, 2 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN0_RANK_PAIR", 0x44570, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN1_RANK_PAIR", 0x44574, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_0_RP", 0x444e0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_1_RP", 0x444e4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_2_RP", 0x444e8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_3_RP", 0x444ec, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_4_RP", 0x444f0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_5_RP", 0x444f4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_6_RP", 0x444f8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_7_RP", 0x444fc, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_8_RP", 0x44500, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_9_RP", 0x44504, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_10_RP", 0x44508, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_11_RP", 0x4450c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_12_RP", 0x44510, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_13_RP", 0x44514, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_14_RP", 0x44518, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_15_RP", 0x4451c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_16_RP", 0x44520, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_17_RP", 0x44524, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_18_RP", 0x44528, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_19_RP", 0x4452c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_20_RP", 0x44530, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_21_RP", 0x44534, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_22_RP", 0x44538, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_23_RP", 0x4453c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_READ_DELAY0_RANK_PAIR", 0x44540, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY1_RANK_PAIR", 0x44544, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY2_RANK_PAIR", 0x44548, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY3_RANK_PAIR", 0x4454c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY4_RANK_PAIR", 0x44550, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY5_RANK_PAIR", 0x44554, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY6_RANK_PAIR", 0x44558, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY7_RANK_PAIR", 0x4455c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY8_RANK_PAIR", 0x44560, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY9_RANK_PAIR", 0x44564, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY10_RANK_PAIR", 0x44568, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY11_RANK_PAIR", 0x4456c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET0_RANK_PAIR", 0x44430, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET1_RANK_PAIR", 0x44434, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE0", 0x445c0, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE1", 0x445c4, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DQS_TIMING_REFERENCE", 0x445c8, 0 },
		{ "REFERENCE", 8, 7 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE0_RANK_PAIR", 0x44580, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE1_RANK_PAIR", 0x44584, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE2_RANK_PAIR", 0x44588, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE3_RANK_PAIR", 0x4458c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE4_RANK_PAIR", 0x44590, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE5_RANK_PAIR", 0x44594, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE6_RANK_PAIR", 0x44598, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE7_RANK_PAIR", 0x4459c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE8_RANK_PAIR", 0x445a0, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE9_RANK_PAIR", 0x445a4, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE10_RANK_PAIR", 0x445a8, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE11_RANK_PAIR", 0x445ac, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_DRIFT_LIMITS", 0x44428, 0 },
		{ "MIN_RD_EYE_SIZE", 8, 6 },
		{ "MAX_DQS_DRIFT", 0, 6 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS0", 0x44438, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS1", 0x4443c, 0 },
		{ "LEADING_EDGE_NOT_FOUND_1", 8, 8 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS2", 0x44440, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS3", 0x44444, 0 },
		{ "TRAILING_EDGE_NOT_FOUND_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DQS_GATE_DELAY_RP", 0x4444c, 0 },
		{ "DQS_GATE_DELAY_N0", 12, 3 },
		{ "DQS_GATE_DELAY_N1", 8, 3 },
		{ "DQS_GATE_DELAY_N2", 4, 3 },
		{ "DQS_GATE_DELAY_N3", 0, 3 },
	{ "MC_DDRPHY_DP18_RD_STATUS0", 0x44450, 0 },
		{ "NO_EYE_DETECTED", 15, 1 },
		{ "LEADING_EDGE_FOUND", 14, 1 },
		{ "TRAILING_EDGE_FOUND", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3", 5, 1 },
		{ "EYE_CLIPPING", 4, 1 },
		{ "NO_DQS", 3, 1 },
		{ "NO_LOCK", 2, 1 },
		{ "DRIFT_ERROR", 1, 1 },
		{ "MIN_EYE", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_ERROR_MASK0", 0x44454, 0 },
		{ "NO_EYE_DETECTED_MASK", 15, 1 },
		{ "LEADING_EDGE_FOUND_MASK", 14, 1 },
		{ "TRAILING_EDGE_FOUND_MASK", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0_MASK", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1_MASK", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2_MASK", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3_MASK", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0_MASK", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1_MASK", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2_MASK", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3_MASK", 5, 1 },
		{ "EYE_CLIPPING_MASK", 4, 1 },
		{ "NO_DQS_MASK", 3, 1 },
		{ "NO_LOCK_MASK", 2, 1 },
		{ "DRIFT_ERROR_MASK", 1, 1 },
		{ "MIN_EYE_MASK", 0, 1 },
	{ "MC_DDRPHY_DP18_WR_LVL_STATUS0", 0x4445c, 0 },
		{ "CLK_LEVEL", 14, 2 },
		{ "FINE_STEPPING", 13, 1 },
		{ "DONE", 12, 1 },
		{ "WL_ERR_CLK16_ST", 11, 1 },
		{ "WL_ERR_CLK18_ST", 10, 1 },
		{ "WL_ERR_CLK20_ST", 9, 1 },
		{ "WL_ERR_CLK22_ST", 8, 1 },
		{ "ZERO_DETECTED", 7, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS0", 0x44460, 0 },
		{ "BIT_CENTERED", 11, 5 },
		{ "SMALL_STEP_LEFT", 10, 1 },
		{ "BIG_STEP_RIGHT", 9, 1 },
		{ "MATCH_STEP_RIGHT", 8, 1 },
		{ "JUMP_BACK_RIGHT", 7, 1 },
		{ "SMALL_STEP_RIGHT", 6, 1 },
		{ "DDONE", 5, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS1", 0x44464, 0 },
		{ "FW_LEFT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS2", 0x44468, 0 },
		{ "FW_RIGHT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_ERROR0", 0x4446c, 0 },
		{ "WL_ERR_CLK16", 15, 1 },
		{ "WL_ERR_CLK18", 14, 1 },
		{ "WL_ERR_CLK20", 13, 1 },
		{ "WL_ERR_CLK22", 12, 1 },
		{ "VALID_NS_BIG_L", 7, 1 },
		{ "INVALID_NS_SMALL_L", 6, 1 },
		{ "VALID_NS_BIG_R", 5, 1 },
		{ "INVALID_NS_BIG_R", 4, 1 },
		{ "VALID_NS_JUMP_BACK", 3, 1 },
		{ "INVALID_NS_SMALL_R", 2, 1 },
		{ "OFFSET_ERR", 1, 1 },
	{ "MC_DDRPHY_DP18_WR_ERROR_MASK0", 0x44470, 0 },
		{ "WL_ERR_CLK16_MASK", 15, 1 },
		{ "WL_ERR_CLK18_MASK", 14, 1 },
		{ "WL_ERR_CLK20_MASK", 13, 1 },
		{ "WR_ERR_CLK22_MASK", 12, 1 },
		{ "VALID_NS_BIG_L_MASK", 7, 1 },
		{ "INVALID_NS_SMALL_L_MASK", 6, 1 },
		{ "VALID_NS_BIG_R_MASK", 5, 1 },
		{ "INVALID_NS_BIG_R_MASK", 4, 1 },
		{ "VALID_NS_JUMP_BACK_MASK", 3, 1 },
		{ "INVALID_NS_SMALL_R_MASK", 2, 1 },
		{ "OFFSET_ERR_MASK", 1, 1 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG0", 0x445d8, 0 },
		{ "PLL_TUNE_0_2", 13, 3 },
		{ "PLL_TUNECP_0_2", 10, 3 },
		{ "PLL_TUNEF_0_5", 4, 6 },
		{ "PLL_TUNEVCO_0_1", 2, 2 },
		{ "PLL_PLLXTR_0_1", 0, 2 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG1", 0x445dc, 0 },
		{ "PLL_TUNETDIV_0_2", 13, 3 },
		{ "PLL_TUNEMDIV_0_1", 11, 2 },
		{ "PLL_TUNEATST", 10, 1 },
		{ "VREG_RANGE_0_1", 8, 2 },
		{ "CE0DLTVCCA", 7, 1 },
		{ "VREG_VCCTUNE_0_1", 5, 2 },
		{ "CE0DLTVCCD1", 4, 1 },
		{ "CE0DLTVCCD2", 3, 1 },
		{ "S0INSDLYTAP", 2, 1 },
		{ "S1INSDLYTAP", 1, 1 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_SLICE", 0x445e0, 0 },
		{ "EN_SLICE_N_WR", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_TERM", 0x445e8, 0 },
		{ "EN_TERM_N_WR", 8, 8 },
		{ "EN_TERM_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_SLICE", 0x445e4, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_TERM", 0x445ec, 0 },
		{ "EN_TERM_P_WR", 8, 8 },
		{ "EN_TERM_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_CONFIG0", 0x445d4, 0 },
		{ "INTERP_SIG_SLEW", 12, 4 },
		{ "POST_CURSOR", 8, 4 },
		{ "SLEW_CTL", 4, 4 },
	{ "MC_DDRPHY_DP18_DFT_WRAP_STATUS", 0x44474, 0 },
		{ "CHECKER_RESET", 14, 1 },
		{ "SYNC", 6, 6 },
		{ "ERROR", 0, 6 },
	{ "MC_DDRPHY_DP18_DFT_DIG_EYE", 0x44420, 0 },
		{ "DIGITAL_EYE_EN", 15, 1 },
		{ "BUMP", 14, 1 },
		{ "TRIG_PERIOD", 13, 1 },
		{ "CNTL_POL", 12, 1 },
		{ "CNTL_SRC", 8, 1 },
		{ "DIGITAL_EYE_VALUE", 0, 8 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_0", 0x444c8, 0 },
		{ "MEMINTD00_POS", 14, 2 },
		{ "MEMINTD01_PO", 12, 2 },
		{ "MEMINTD02_POS", 10, 2 },
		{ "MEMINTD03_POS", 8, 2 },
		{ "MEMINTD04_POS", 6, 2 },
		{ "MEMINTD05_POS", 4, 2 },
		{ "MEMINTD06_POS", 2, 2 },
		{ "MEMINTD07_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_1", 0x444cc, 0 },
		{ "MEMINTD08_POS", 14, 2 },
		{ "MEMINTD09_POS", 12, 2 },
		{ "MEMINTD10_POS", 10, 2 },
		{ "MEMINTD11_POS", 8, 2 },
		{ "MEMINTD12_POS", 6, 2 },
		{ "MEMINTD13_POS", 4, 2 },
		{ "MEMINTD14_POS", 2, 2 },
		{ "MEMINTD15_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_2", 0x444d0, 0 },
		{ "MEMINTD16_POS", 14, 2 },
		{ "MEMINTD17_POS", 12, 2 },
		{ "MEMINTD18_POS", 10, 2 },
		{ "MEMINTD19_POS", 8, 2 },
		{ "MEMINTD20_POS", 6, 2 },
		{ "MEMINTD21_POS", 4, 2 },
		{ "MEMINTD22_POS", 2, 2 },
		{ "MEMINTD23_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG0", 0x44478, 0 },
		{ "SYSCLK_RDCLK_OFFSET", 8, 7 },
		{ "SYSCLK_DQSCLK_OFFSET", 0, 7 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG1", 0x444d4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG2", 0x444d8, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG3", 0x445b4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG4", 0x445b8, 0 },
	{ "MC_DDRPHY_DP18_DQSCLK_OFFSET", 0x444dc, 0 },
		{ "DQS_OFFSET", 8, 7 },
	{ "MC_DDRPHY_DP18_DEBUG_SEL", 0x4442c, 0 },
		{ "HS_PROBE_A_SEL", 11, 5 },
		{ "HS_PROBE_B_SEL", 6, 5 },
		{ "RD_DEBUG_SEL", 3, 3 },
		{ "WR_DEBUG_SEL", 0, 3 },
	{ "MC_DDRPHY_DP18_POWERDOWN_1", 0x445fc, 0 },
		{ "MASTER_PD_CNTL", 15, 1 },
		{ "ANALOG_INPUT_STAB2", 14, 1 },
		{ "EYEDAC_PD", 13, 1 },
		{ "ANALOG_OUTPUT_STAB", 9, 1 },
		{ "ANALOG_INPUT_STAB1", 8, 1 },
		{ "SYSCLK_CLK_GATE", 6, 2 },
		{ "WR_FIFO_STAB", 5, 1 },
		{ "ADR_RX_PD", 4, 1 },
		{ "DP18_RX_PD", 2, 2 },
		{ "TX_TRISTATE_CNTL", 1, 1 },
		{ "DVCC_REG_PD", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG5", 0x44448, 0 },
		{ "DYN_POWER_CNTL_EN", 15, 1 },
		{ "DYN_MCTERM_CNTL_EN", 14, 1 },
		{ "DYN_RX_GATE_CNTL_EN", 13, 1 },
		{ "CALGATE_ON", 12, 1 },
		{ "PER_RDCLK_UPDATE_DIS", 11, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE0", 0x44600, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE1", 0x44604, 0 },
		{ "DATA_BIT_ENABLE_16_23", 8, 8 },
		{ "DFT_FORCE_OUTPUTS", 7, 1 },
		{ "DFT_PRBS7_GEN_EN", 6, 1 },
		{ "WRAPSEL", 5, 1 },
		{ "MRS_CMD_DATA_N0", 3, 1 },
		{ "MRS_CMD_DATA_N1", 2, 1 },
		{ "MRS_CMD_DATA_N2", 1, 1 },
		{ "MRS_CMD_DATA_N3", 0, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE0_RP", 0x447f0, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE1_RP", 0x447f4, 0 },
		{ "DATA_BIT_DISABLE_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR0", 0x44608, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR1", 0x4460c, 0 },
		{ "DATA_BIT_DIR_16_23", 8, 8 },
		{ "WL_ADVANCE_DISABLE", 7, 1 },
		{ "DISABLE_PING_PONG", 6, 1 },
		{ "DELAY_PING_PONG_HALF", 5, 1 },
		{ "ADVANCE_PING_PONG", 4, 1 },
		{ "ATEST_MUX_CTL0", 3, 1 },
		{ "ATEST_MUX_CTL1", 2, 1 },
		{ "ATEST_MUX_CTL2", 1, 1 },
		{ "ATEST_MUX_CTL3", 0, 1 },
	{ "MC_DDRPHY_DP18_READ_CLOCK_RANK_PAIR", 0x44610, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
	{ "MC_DDRPHY_DP18_WRCLK_EN_RP", 0x44614, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
		{ "QUAD2_CLK18_BIT14", 1, 1 },
		{ "QUAD3_CLK18_BIT15", 0, 1 },
	{ "MC_DDRPHY_DP18_DQ_WR_OFFSET_RP", 0x447f8, 0 },
		{ "DQ_WR_OFFSET_N0", 12, 4 },
		{ "DQ_WR_OFFSET_N1", 8, 4 },
		{ "DQ_WR_OFFSET_N2", 4, 4 },
		{ "DQ_WR_OFFSET_N3", 0, 4 },
	{ "MC_DDRPHY_DP18_RX_PEAK_AMP", 0x44618, 0 },
		{ "PEAK_AMP_CTL_SIDE0", 13, 3 },
		{ "PEAK_AMP_CTL_SIDE1", 9, 3 },
		{ "SxMCVREF_0_3", 4, 4 },
		{ "SxPODVREF", 3, 1 },
		{ "DISABLE_TERMINATION", 2, 1 },
		{ "READ_CENTERING_MODE", 0, 2 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR", 0x4461c, 0 },
		{ "SYSCLK_ENABLE", 15, 1 },
		{ "SYSCLK_ROT_OVERRIDE", 8, 7 },
		{ "SYSCLK_ROT_OVERRIDE_EN", 7, 1 },
		{ "SYSCLK_PHASE_ALIGN_RESET", 6, 1 },
		{ "SYSCLK_PHASE_CNTL_EN", 5, 1 },
		{ "SYSCLK_PHASE_DEFAULT_EN", 4, 1 },
		{ "SYSCLK_POS_EDGE_ALIGN", 3, 1 },
		{ "CONTINUOUS_UPDATE", 2, 1 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR_VALUE", 0x447cc, 0 },
		{ "SYSCLK_ROT", 8, 7 },
	{ "MC_DDRPHY_DP18_WRCLK_PR", 0x447d0, 0 },
		{ "TSYS_WRCLK", 8, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR0_RANK_PAIR", 0x446c0, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR1_RANK_PAIR", 0x446c4, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQS_RD_PHASE_SELECT_RANK_PAIR", 0x44624, 0 },
		{ "DQSCLK_SELECT0", 14, 2 },
		{ "RDCLK_SELECT0", 12, 2 },
		{ "DQSCLK_SELECT1", 10, 2 },
		{ "RDCLK_SELECT1", 8, 2 },
		{ "DQSCLK_SELECT2", 6, 2 },
		{ "RDCLK_SELECT2", 4, 2 },
		{ "DQSCLK_SELECT3", 2, 2 },
		{ "RDCLK_SELECT3", 0, 2 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN0_RANK_PAIR", 0x44770, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN1_RANK_PAIR", 0x44774, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_0_RP", 0x446e0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_1_RP", 0x446e4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_2_RP", 0x446e8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_3_RP", 0x446ec, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_4_RP", 0x446f0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_5_RP", 0x446f4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_6_RP", 0x446f8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_7_RP", 0x446fc, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_8_RP", 0x44700, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_9_RP", 0x44704, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_10_RP", 0x44708, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_11_RP", 0x4470c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_12_RP", 0x44710, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_13_RP", 0x44714, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_14_RP", 0x44718, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_15_RP", 0x4471c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_16_RP", 0x44720, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_17_RP", 0x44724, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_18_RP", 0x44728, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_19_RP", 0x4472c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_20_RP", 0x44730, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_21_RP", 0x44734, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_22_RP", 0x44738, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_23_RP", 0x4473c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_READ_DELAY0_RANK_PAIR", 0x44740, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY1_RANK_PAIR", 0x44744, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY2_RANK_PAIR", 0x44748, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY3_RANK_PAIR", 0x4474c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY4_RANK_PAIR", 0x44750, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY5_RANK_PAIR", 0x44754, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY6_RANK_PAIR", 0x44758, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY7_RANK_PAIR", 0x4475c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY8_RANK_PAIR", 0x44760, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY9_RANK_PAIR", 0x44764, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY10_RANK_PAIR", 0x44768, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY11_RANK_PAIR", 0x4476c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET0_RANK_PAIR", 0x44630, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET1_RANK_PAIR", 0x44634, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE0", 0x447c0, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE1", 0x447c4, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DQS_TIMING_REFERENCE", 0x447c8, 0 },
		{ "REFERENCE", 8, 7 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE0_RANK_PAIR", 0x44780, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE1_RANK_PAIR", 0x44784, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE2_RANK_PAIR", 0x44788, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE3_RANK_PAIR", 0x4478c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE4_RANK_PAIR", 0x44790, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE5_RANK_PAIR", 0x44794, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE6_RANK_PAIR", 0x44798, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE7_RANK_PAIR", 0x4479c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE8_RANK_PAIR", 0x447a0, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE9_RANK_PAIR", 0x447a4, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE10_RANK_PAIR", 0x447a8, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE11_RANK_PAIR", 0x447ac, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_DRIFT_LIMITS", 0x44628, 0 },
		{ "MIN_RD_EYE_SIZE", 8, 6 },
		{ "MAX_DQS_DRIFT", 0, 6 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS0", 0x44638, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS1", 0x4463c, 0 },
		{ "LEADING_EDGE_NOT_FOUND_1", 8, 8 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS2", 0x44640, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS3", 0x44644, 0 },
		{ "TRAILING_EDGE_NOT_FOUND_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DQS_GATE_DELAY_RP", 0x4464c, 0 },
		{ "DQS_GATE_DELAY_N0", 12, 3 },
		{ "DQS_GATE_DELAY_N1", 8, 3 },
		{ "DQS_GATE_DELAY_N2", 4, 3 },
		{ "DQS_GATE_DELAY_N3", 0, 3 },
	{ "MC_DDRPHY_DP18_RD_STATUS0", 0x44650, 0 },
		{ "NO_EYE_DETECTED", 15, 1 },
		{ "LEADING_EDGE_FOUND", 14, 1 },
		{ "TRAILING_EDGE_FOUND", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3", 5, 1 },
		{ "EYE_CLIPPING", 4, 1 },
		{ "NO_DQS", 3, 1 },
		{ "NO_LOCK", 2, 1 },
		{ "DRIFT_ERROR", 1, 1 },
		{ "MIN_EYE", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_ERROR_MASK0", 0x44654, 0 },
		{ "NO_EYE_DETECTED_MASK", 15, 1 },
		{ "LEADING_EDGE_FOUND_MASK", 14, 1 },
		{ "TRAILING_EDGE_FOUND_MASK", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0_MASK", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1_MASK", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2_MASK", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3_MASK", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0_MASK", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1_MASK", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2_MASK", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3_MASK", 5, 1 },
		{ "EYE_CLIPPING_MASK", 4, 1 },
		{ "NO_DQS_MASK", 3, 1 },
		{ "NO_LOCK_MASK", 2, 1 },
		{ "DRIFT_ERROR_MASK", 1, 1 },
		{ "MIN_EYE_MASK", 0, 1 },
	{ "MC_DDRPHY_DP18_WR_LVL_STATUS0", 0x4465c, 0 },
		{ "CLK_LEVEL", 14, 2 },
		{ "FINE_STEPPING", 13, 1 },
		{ "DONE", 12, 1 },
		{ "WL_ERR_CLK16_ST", 11, 1 },
		{ "WL_ERR_CLK18_ST", 10, 1 },
		{ "WL_ERR_CLK20_ST", 9, 1 },
		{ "WL_ERR_CLK22_ST", 8, 1 },
		{ "ZERO_DETECTED", 7, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS0", 0x44660, 0 },
		{ "BIT_CENTERED", 11, 5 },
		{ "SMALL_STEP_LEFT", 10, 1 },
		{ "BIG_STEP_RIGHT", 9, 1 },
		{ "MATCH_STEP_RIGHT", 8, 1 },
		{ "JUMP_BACK_RIGHT", 7, 1 },
		{ "SMALL_STEP_RIGHT", 6, 1 },
		{ "DDONE", 5, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS1", 0x44664, 0 },
		{ "FW_LEFT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS2", 0x44668, 0 },
		{ "FW_RIGHT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_ERROR0", 0x4466c, 0 },
		{ "WL_ERR_CLK16", 15, 1 },
		{ "WL_ERR_CLK18", 14, 1 },
		{ "WL_ERR_CLK20", 13, 1 },
		{ "WL_ERR_CLK22", 12, 1 },
		{ "VALID_NS_BIG_L", 7, 1 },
		{ "INVALID_NS_SMALL_L", 6, 1 },
		{ "VALID_NS_BIG_R", 5, 1 },
		{ "INVALID_NS_BIG_R", 4, 1 },
		{ "VALID_NS_JUMP_BACK", 3, 1 },
		{ "INVALID_NS_SMALL_R", 2, 1 },
		{ "OFFSET_ERR", 1, 1 },
	{ "MC_DDRPHY_DP18_WR_ERROR_MASK0", 0x44670, 0 },
		{ "WL_ERR_CLK16_MASK", 15, 1 },
		{ "WL_ERR_CLK18_MASK", 14, 1 },
		{ "WL_ERR_CLK20_MASK", 13, 1 },
		{ "WR_ERR_CLK22_MASK", 12, 1 },
		{ "VALID_NS_BIG_L_MASK", 7, 1 },
		{ "INVALID_NS_SMALL_L_MASK", 6, 1 },
		{ "VALID_NS_BIG_R_MASK", 5, 1 },
		{ "INVALID_NS_BIG_R_MASK", 4, 1 },
		{ "VALID_NS_JUMP_BACK_MASK", 3, 1 },
		{ "INVALID_NS_SMALL_R_MASK", 2, 1 },
		{ "OFFSET_ERR_MASK", 1, 1 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG0", 0x447d8, 0 },
		{ "PLL_TUNE_0_2", 13, 3 },
		{ "PLL_TUNECP_0_2", 10, 3 },
		{ "PLL_TUNEF_0_5", 4, 6 },
		{ "PLL_TUNEVCO_0_1", 2, 2 },
		{ "PLL_PLLXTR_0_1", 0, 2 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG1", 0x447dc, 0 },
		{ "PLL_TUNETDIV_0_2", 13, 3 },
		{ "PLL_TUNEMDIV_0_1", 11, 2 },
		{ "PLL_TUNEATST", 10, 1 },
		{ "VREG_RANGE_0_1", 8, 2 },
		{ "CE0DLTVCCA", 7, 1 },
		{ "VREG_VCCTUNE_0_1", 5, 2 },
		{ "CE0DLTVCCD1", 4, 1 },
		{ "CE0DLTVCCD2", 3, 1 },
		{ "S0INSDLYTAP", 2, 1 },
		{ "S1INSDLYTAP", 1, 1 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_SLICE", 0x447e0, 0 },
		{ "EN_SLICE_N_WR", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_TERM", 0x447e8, 0 },
		{ "EN_TERM_N_WR", 8, 8 },
		{ "EN_TERM_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_SLICE", 0x447e4, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_TERM", 0x447ec, 0 },
		{ "EN_TERM_P_WR", 8, 8 },
		{ "EN_TERM_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_CONFIG0", 0x447d4, 0 },
		{ "INTERP_SIG_SLEW", 12, 4 },
		{ "POST_CURSOR", 8, 4 },
		{ "SLEW_CTL", 4, 4 },
	{ "MC_DDRPHY_DP18_DFT_WRAP_STATUS", 0x44674, 0 },
		{ "CHECKER_RESET", 14, 1 },
		{ "SYNC", 6, 6 },
		{ "ERROR", 0, 6 },
	{ "MC_DDRPHY_DP18_DFT_DIG_EYE", 0x44620, 0 },
		{ "DIGITAL_EYE_EN", 15, 1 },
		{ "BUMP", 14, 1 },
		{ "TRIG_PERIOD", 13, 1 },
		{ "CNTL_POL", 12, 1 },
		{ "CNTL_SRC", 8, 1 },
		{ "DIGITAL_EYE_VALUE", 0, 8 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_0", 0x446c8, 0 },
		{ "MEMINTD00_POS", 14, 2 },
		{ "MEMINTD01_PO", 12, 2 },
		{ "MEMINTD02_POS", 10, 2 },
		{ "MEMINTD03_POS", 8, 2 },
		{ "MEMINTD04_POS", 6, 2 },
		{ "MEMINTD05_POS", 4, 2 },
		{ "MEMINTD06_POS", 2, 2 },
		{ "MEMINTD07_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_1", 0x446cc, 0 },
		{ "MEMINTD08_POS", 14, 2 },
		{ "MEMINTD09_POS", 12, 2 },
		{ "MEMINTD10_POS", 10, 2 },
		{ "MEMINTD11_POS", 8, 2 },
		{ "MEMINTD12_POS", 6, 2 },
		{ "MEMINTD13_POS", 4, 2 },
		{ "MEMINTD14_POS", 2, 2 },
		{ "MEMINTD15_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_2", 0x446d0, 0 },
		{ "MEMINTD16_POS", 14, 2 },
		{ "MEMINTD17_POS", 12, 2 },
		{ "MEMINTD18_POS", 10, 2 },
		{ "MEMINTD19_POS", 8, 2 },
		{ "MEMINTD20_POS", 6, 2 },
		{ "MEMINTD21_POS", 4, 2 },
		{ "MEMINTD22_POS", 2, 2 },
		{ "MEMINTD23_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG0", 0x44678, 0 },
		{ "SYSCLK_RDCLK_OFFSET", 8, 7 },
		{ "SYSCLK_DQSCLK_OFFSET", 0, 7 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG1", 0x446d4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG2", 0x446d8, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG3", 0x447b4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG4", 0x447b8, 0 },
	{ "MC_DDRPHY_DP18_DQSCLK_OFFSET", 0x446dc, 0 },
		{ "DQS_OFFSET", 8, 7 },
	{ "MC_DDRPHY_DP18_DEBUG_SEL", 0x4462c, 0 },
		{ "HS_PROBE_A_SEL", 11, 5 },
		{ "HS_PROBE_B_SEL", 6, 5 },
		{ "RD_DEBUG_SEL", 3, 3 },
		{ "WR_DEBUG_SEL", 0, 3 },
	{ "MC_DDRPHY_DP18_POWERDOWN_1", 0x447fc, 0 },
		{ "MASTER_PD_CNTL", 15, 1 },
		{ "ANALOG_INPUT_STAB2", 14, 1 },
		{ "EYEDAC_PD", 13, 1 },
		{ "ANALOG_OUTPUT_STAB", 9, 1 },
		{ "ANALOG_INPUT_STAB1", 8, 1 },
		{ "SYSCLK_CLK_GATE", 6, 2 },
		{ "WR_FIFO_STAB", 5, 1 },
		{ "ADR_RX_PD", 4, 1 },
		{ "DP18_RX_PD", 2, 2 },
		{ "TX_TRISTATE_CNTL", 1, 1 },
		{ "DVCC_REG_PD", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG5", 0x44648, 0 },
		{ "DYN_POWER_CNTL_EN", 15, 1 },
		{ "DYN_MCTERM_CNTL_EN", 14, 1 },
		{ "DYN_RX_GATE_CNTL_EN", 13, 1 },
		{ "CALGATE_ON", 12, 1 },
		{ "PER_RDCLK_UPDATE_DIS", 11, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE0", 0x44800, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE1", 0x44804, 0 },
		{ "DATA_BIT_ENABLE_16_23", 8, 8 },
		{ "DFT_FORCE_OUTPUTS", 7, 1 },
		{ "DFT_PRBS7_GEN_EN", 6, 1 },
		{ "WRAPSEL", 5, 1 },
		{ "MRS_CMD_DATA_N0", 3, 1 },
		{ "MRS_CMD_DATA_N1", 2, 1 },
		{ "MRS_CMD_DATA_N2", 1, 1 },
		{ "MRS_CMD_DATA_N3", 0, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE0_RP", 0x449f0, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE1_RP", 0x449f4, 0 },
		{ "DATA_BIT_DISABLE_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR0", 0x44808, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR1", 0x4480c, 0 },
		{ "DATA_BIT_DIR_16_23", 8, 8 },
		{ "WL_ADVANCE_DISABLE", 7, 1 },
		{ "DISABLE_PING_PONG", 6, 1 },
		{ "DELAY_PING_PONG_HALF", 5, 1 },
		{ "ADVANCE_PING_PONG", 4, 1 },
		{ "ATEST_MUX_CTL0", 3, 1 },
		{ "ATEST_MUX_CTL1", 2, 1 },
		{ "ATEST_MUX_CTL2", 1, 1 },
		{ "ATEST_MUX_CTL3", 0, 1 },
	{ "MC_DDRPHY_DP18_READ_CLOCK_RANK_PAIR", 0x44810, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
	{ "MC_DDRPHY_DP18_WRCLK_EN_RP", 0x44814, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
		{ "QUAD2_CLK18_BIT14", 1, 1 },
		{ "QUAD3_CLK18_BIT15", 0, 1 },
	{ "MC_DDRPHY_DP18_DQ_WR_OFFSET_RP", 0x449f8, 0 },
		{ "DQ_WR_OFFSET_N0", 12, 4 },
		{ "DQ_WR_OFFSET_N1", 8, 4 },
		{ "DQ_WR_OFFSET_N2", 4, 4 },
		{ "DQ_WR_OFFSET_N3", 0, 4 },
	{ "MC_DDRPHY_DP18_RX_PEAK_AMP", 0x44818, 0 },
		{ "PEAK_AMP_CTL_SIDE0", 13, 3 },
		{ "PEAK_AMP_CTL_SIDE1", 9, 3 },
		{ "SxMCVREF_0_3", 4, 4 },
		{ "SxPODVREF", 3, 1 },
		{ "DISABLE_TERMINATION", 2, 1 },
		{ "READ_CENTERING_MODE", 0, 2 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR", 0x4481c, 0 },
		{ "SYSCLK_ENABLE", 15, 1 },
		{ "SYSCLK_ROT_OVERRIDE", 8, 7 },
		{ "SYSCLK_ROT_OVERRIDE_EN", 7, 1 },
		{ "SYSCLK_PHASE_ALIGN_RESET", 6, 1 },
		{ "SYSCLK_PHASE_CNTL_EN", 5, 1 },
		{ "SYSCLK_PHASE_DEFAULT_EN", 4, 1 },
		{ "SYSCLK_POS_EDGE_ALIGN", 3, 1 },
		{ "CONTINUOUS_UPDATE", 2, 1 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR_VALUE", 0x449cc, 0 },
		{ "SYSCLK_ROT", 8, 7 },
	{ "MC_DDRPHY_DP18_WRCLK_PR", 0x449d0, 0 },
		{ "TSYS_WRCLK", 8, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR0_RANK_PAIR", 0x448c0, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR1_RANK_PAIR", 0x448c4, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQS_RD_PHASE_SELECT_RANK_PAIR", 0x44824, 0 },
		{ "DQSCLK_SELECT0", 14, 2 },
		{ "RDCLK_SELECT0", 12, 2 },
		{ "DQSCLK_SELECT1", 10, 2 },
		{ "RDCLK_SELECT1", 8, 2 },
		{ "DQSCLK_SELECT2", 6, 2 },
		{ "RDCLK_SELECT2", 4, 2 },
		{ "DQSCLK_SELECT3", 2, 2 },
		{ "RDCLK_SELECT3", 0, 2 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN0_RANK_PAIR", 0x44970, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN1_RANK_PAIR", 0x44974, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_0_RP", 0x448e0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_1_RP", 0x448e4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_2_RP", 0x448e8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_3_RP", 0x448ec, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_4_RP", 0x448f0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_5_RP", 0x448f4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_6_RP", 0x448f8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_7_RP", 0x448fc, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_8_RP", 0x44900, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_9_RP", 0x44904, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_10_RP", 0x44908, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_11_RP", 0x4490c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_12_RP", 0x44910, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_13_RP", 0x44914, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_14_RP", 0x44918, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_15_RP", 0x4491c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_16_RP", 0x44920, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_17_RP", 0x44924, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_18_RP", 0x44928, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_19_RP", 0x4492c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_20_RP", 0x44930, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_21_RP", 0x44934, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_22_RP", 0x44938, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_23_RP", 0x4493c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_READ_DELAY0_RANK_PAIR", 0x44940, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY1_RANK_PAIR", 0x44944, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY2_RANK_PAIR", 0x44948, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY3_RANK_PAIR", 0x4494c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY4_RANK_PAIR", 0x44950, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY5_RANK_PAIR", 0x44954, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY6_RANK_PAIR", 0x44958, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY7_RANK_PAIR", 0x4495c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY8_RANK_PAIR", 0x44960, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY9_RANK_PAIR", 0x44964, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY10_RANK_PAIR", 0x44968, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY11_RANK_PAIR", 0x4496c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET0_RANK_PAIR", 0x44830, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET1_RANK_PAIR", 0x44834, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE0", 0x449c0, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE1", 0x449c4, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DQS_TIMING_REFERENCE", 0x449c8, 0 },
		{ "REFERENCE", 8, 7 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE0_RANK_PAIR", 0x44980, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE1_RANK_PAIR", 0x44984, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE2_RANK_PAIR", 0x44988, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE3_RANK_PAIR", 0x4498c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE4_RANK_PAIR", 0x44990, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE5_RANK_PAIR", 0x44994, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE6_RANK_PAIR", 0x44998, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE7_RANK_PAIR", 0x4499c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE8_RANK_PAIR", 0x449a0, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE9_RANK_PAIR", 0x449a4, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE10_RANK_PAIR", 0x449a8, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE11_RANK_PAIR", 0x449ac, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_DRIFT_LIMITS", 0x44828, 0 },
		{ "MIN_RD_EYE_SIZE", 8, 6 },
		{ "MAX_DQS_DRIFT", 0, 6 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS0", 0x44838, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS1", 0x4483c, 0 },
		{ "LEADING_EDGE_NOT_FOUND_1", 8, 8 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS2", 0x44840, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS3", 0x44844, 0 },
		{ "TRAILING_EDGE_NOT_FOUND_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DQS_GATE_DELAY_RP", 0x4484c, 0 },
		{ "DQS_GATE_DELAY_N0", 12, 3 },
		{ "DQS_GATE_DELAY_N1", 8, 3 },
		{ "DQS_GATE_DELAY_N2", 4, 3 },
		{ "DQS_GATE_DELAY_N3", 0, 3 },
	{ "MC_DDRPHY_DP18_RD_STATUS0", 0x44850, 0 },
		{ "NO_EYE_DETECTED", 15, 1 },
		{ "LEADING_EDGE_FOUND", 14, 1 },
		{ "TRAILING_EDGE_FOUND", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3", 5, 1 },
		{ "EYE_CLIPPING", 4, 1 },
		{ "NO_DQS", 3, 1 },
		{ "NO_LOCK", 2, 1 },
		{ "DRIFT_ERROR", 1, 1 },
		{ "MIN_EYE", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_ERROR_MASK0", 0x44854, 0 },
		{ "NO_EYE_DETECTED_MASK", 15, 1 },
		{ "LEADING_EDGE_FOUND_MASK", 14, 1 },
		{ "TRAILING_EDGE_FOUND_MASK", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0_MASK", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1_MASK", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2_MASK", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3_MASK", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0_MASK", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1_MASK", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2_MASK", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3_MASK", 5, 1 },
		{ "EYE_CLIPPING_MASK", 4, 1 },
		{ "NO_DQS_MASK", 3, 1 },
		{ "NO_LOCK_MASK", 2, 1 },
		{ "DRIFT_ERROR_MASK", 1, 1 },
		{ "MIN_EYE_MASK", 0, 1 },
	{ "MC_DDRPHY_DP18_WR_LVL_STATUS0", 0x4485c, 0 },
		{ "CLK_LEVEL", 14, 2 },
		{ "FINE_STEPPING", 13, 1 },
		{ "DONE", 12, 1 },
		{ "WL_ERR_CLK16_ST", 11, 1 },
		{ "WL_ERR_CLK18_ST", 10, 1 },
		{ "WL_ERR_CLK20_ST", 9, 1 },
		{ "WL_ERR_CLK22_ST", 8, 1 },
		{ "ZERO_DETECTED", 7, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS0", 0x44860, 0 },
		{ "BIT_CENTERED", 11, 5 },
		{ "SMALL_STEP_LEFT", 10, 1 },
		{ "BIG_STEP_RIGHT", 9, 1 },
		{ "MATCH_STEP_RIGHT", 8, 1 },
		{ "JUMP_BACK_RIGHT", 7, 1 },
		{ "SMALL_STEP_RIGHT", 6, 1 },
		{ "DDONE", 5, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS1", 0x44864, 0 },
		{ "FW_LEFT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS2", 0x44868, 0 },
		{ "FW_RIGHT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_ERROR0", 0x4486c, 0 },
		{ "WL_ERR_CLK16", 15, 1 },
		{ "WL_ERR_CLK18", 14, 1 },
		{ "WL_ERR_CLK20", 13, 1 },
		{ "WL_ERR_CLK22", 12, 1 },
		{ "VALID_NS_BIG_L", 7, 1 },
		{ "INVALID_NS_SMALL_L", 6, 1 },
		{ "VALID_NS_BIG_R", 5, 1 },
		{ "INVALID_NS_BIG_R", 4, 1 },
		{ "VALID_NS_JUMP_BACK", 3, 1 },
		{ "INVALID_NS_SMALL_R", 2, 1 },
		{ "OFFSET_ERR", 1, 1 },
	{ "MC_DDRPHY_DP18_WR_ERROR_MASK0", 0x44870, 0 },
		{ "WL_ERR_CLK16_MASK", 15, 1 },
		{ "WL_ERR_CLK18_MASK", 14, 1 },
		{ "WL_ERR_CLK20_MASK", 13, 1 },
		{ "WR_ERR_CLK22_MASK", 12, 1 },
		{ "VALID_NS_BIG_L_MASK", 7, 1 },
		{ "INVALID_NS_SMALL_L_MASK", 6, 1 },
		{ "VALID_NS_BIG_R_MASK", 5, 1 },
		{ "INVALID_NS_BIG_R_MASK", 4, 1 },
		{ "VALID_NS_JUMP_BACK_MASK", 3, 1 },
		{ "INVALID_NS_SMALL_R_MASK", 2, 1 },
		{ "OFFSET_ERR_MASK", 1, 1 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG0", 0x449d8, 0 },
		{ "PLL_TUNE_0_2", 13, 3 },
		{ "PLL_TUNECP_0_2", 10, 3 },
		{ "PLL_TUNEF_0_5", 4, 6 },
		{ "PLL_TUNEVCO_0_1", 2, 2 },
		{ "PLL_PLLXTR_0_1", 0, 2 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG1", 0x449dc, 0 },
		{ "PLL_TUNETDIV_0_2", 13, 3 },
		{ "PLL_TUNEMDIV_0_1", 11, 2 },
		{ "PLL_TUNEATST", 10, 1 },
		{ "VREG_RANGE_0_1", 8, 2 },
		{ "CE0DLTVCCA", 7, 1 },
		{ "VREG_VCCTUNE_0_1", 5, 2 },
		{ "CE0DLTVCCD1", 4, 1 },
		{ "CE0DLTVCCD2", 3, 1 },
		{ "S0INSDLYTAP", 2, 1 },
		{ "S1INSDLYTAP", 1, 1 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_SLICE", 0x449e0, 0 },
		{ "EN_SLICE_N_WR", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_TERM", 0x449e8, 0 },
		{ "EN_TERM_N_WR", 8, 8 },
		{ "EN_TERM_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_SLICE", 0x449e4, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_TERM", 0x449ec, 0 },
		{ "EN_TERM_P_WR", 8, 8 },
		{ "EN_TERM_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_CONFIG0", 0x449d4, 0 },
		{ "INTERP_SIG_SLEW", 12, 4 },
		{ "POST_CURSOR", 8, 4 },
		{ "SLEW_CTL", 4, 4 },
	{ "MC_DDRPHY_DP18_DFT_WRAP_STATUS", 0x44874, 0 },
		{ "CHECKER_RESET", 14, 1 },
		{ "SYNC", 6, 6 },
		{ "ERROR", 0, 6 },
	{ "MC_DDRPHY_DP18_DFT_DIG_EYE", 0x44820, 0 },
		{ "DIGITAL_EYE_EN", 15, 1 },
		{ "BUMP", 14, 1 },
		{ "TRIG_PERIOD", 13, 1 },
		{ "CNTL_POL", 12, 1 },
		{ "CNTL_SRC", 8, 1 },
		{ "DIGITAL_EYE_VALUE", 0, 8 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_0", 0x448c8, 0 },
		{ "MEMINTD00_POS", 14, 2 },
		{ "MEMINTD01_PO", 12, 2 },
		{ "MEMINTD02_POS", 10, 2 },
		{ "MEMINTD03_POS", 8, 2 },
		{ "MEMINTD04_POS", 6, 2 },
		{ "MEMINTD05_POS", 4, 2 },
		{ "MEMINTD06_POS", 2, 2 },
		{ "MEMINTD07_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_1", 0x448cc, 0 },
		{ "MEMINTD08_POS", 14, 2 },
		{ "MEMINTD09_POS", 12, 2 },
		{ "MEMINTD10_POS", 10, 2 },
		{ "MEMINTD11_POS", 8, 2 },
		{ "MEMINTD12_POS", 6, 2 },
		{ "MEMINTD13_POS", 4, 2 },
		{ "MEMINTD14_POS", 2, 2 },
		{ "MEMINTD15_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_2", 0x448d0, 0 },
		{ "MEMINTD16_POS", 14, 2 },
		{ "MEMINTD17_POS", 12, 2 },
		{ "MEMINTD18_POS", 10, 2 },
		{ "MEMINTD19_POS", 8, 2 },
		{ "MEMINTD20_POS", 6, 2 },
		{ "MEMINTD21_POS", 4, 2 },
		{ "MEMINTD22_POS", 2, 2 },
		{ "MEMINTD23_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG0", 0x44878, 0 },
		{ "SYSCLK_RDCLK_OFFSET", 8, 7 },
		{ "SYSCLK_DQSCLK_OFFSET", 0, 7 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG1", 0x448d4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG2", 0x448d8, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG3", 0x449b4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG4", 0x449b8, 0 },
	{ "MC_DDRPHY_DP18_DQSCLK_OFFSET", 0x448dc, 0 },
		{ "DQS_OFFSET", 8, 7 },
	{ "MC_DDRPHY_DP18_DEBUG_SEL", 0x4482c, 0 },
		{ "HS_PROBE_A_SEL", 11, 5 },
		{ "HS_PROBE_B_SEL", 6, 5 },
		{ "RD_DEBUG_SEL", 3, 3 },
		{ "WR_DEBUG_SEL", 0, 3 },
	{ "MC_DDRPHY_DP18_POWERDOWN_1", 0x449fc, 0 },
		{ "MASTER_PD_CNTL", 15, 1 },
		{ "ANALOG_INPUT_STAB2", 14, 1 },
		{ "EYEDAC_PD", 13, 1 },
		{ "ANALOG_OUTPUT_STAB", 9, 1 },
		{ "ANALOG_INPUT_STAB1", 8, 1 },
		{ "SYSCLK_CLK_GATE", 6, 2 },
		{ "WR_FIFO_STAB", 5, 1 },
		{ "ADR_RX_PD", 4, 1 },
		{ "DP18_RX_PD", 2, 2 },
		{ "TX_TRISTATE_CNTL", 1, 1 },
		{ "DVCC_REG_PD", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG5", 0x44848, 0 },
		{ "DYN_POWER_CNTL_EN", 15, 1 },
		{ "DYN_MCTERM_CNTL_EN", 14, 1 },
		{ "DYN_RX_GATE_CNTL_EN", 13, 1 },
		{ "CALGATE_ON", 12, 1 },
		{ "PER_RDCLK_UPDATE_DIS", 11, 1 },
	{ "MC_DDRPHY_SEQ_RD_WR_DATA0", 0x47200, 0 },
	{ "MC_DDRPHY_SEQ_RD_WR_DATA1", 0x47204, 0 },
	{ "MC_DDRPHY_SEQ_CONFIG0", 0x47208, 0 },
		{ "MPR_PATTERN_BIT", 15, 1 },
		{ "TWO_CYCLE_ADDR_EN", 14, 1 },
		{ "MR_MASK_EN", 10, 4 },
	{ "MC_DDRPHY_SEQ_RESERVED_ADDR0", 0x4720c, 0 },
	{ "MC_DDRPHY_SEQ_RESERVED_ADDR1", 0x47210, 0 },
	{ "MC_DDRPHY_SEQ_RESERVED_ADDR2", 0x47214, 0 },
	{ "MC_DDRPHY_SEQ_RESERVED_ADDR3", 0x47218, 0 },
	{ "MC_DDRPHY_SEQ_RESERVED_ADDR4", 0x4721c, 0 },
	{ "MC_DDRPHY_SEQ_ERROR_STATUS0", 0x47220, 0 },
		{ "MULTIPLE_REQ_ERROR", 15, 1 },
		{ "INVALID_REQTYPE_ERRO", 14, 1 },
		{ "EARLY_REQ_ERROR", 13, 1 },
		{ "MULTIPLE_REQ_SOURCE", 10, 3 },
		{ "INVALID_REQTYPE", 6, 4 },
		{ "INVALID_REQ_SOURCE", 3, 3 },
		{ "EARLY_REQ_SOURCE", 0, 3 },
	{ "MC_DDRPHY_SEQ_ERROR_MASK0", 0x47224, 0 },
		{ "MULT_REQ_ERR_MASK", 15, 1 },
		{ "INVALID_REQTYPE_ERR_MASK", 14, 1 },
		{ "EARLY_REQ_ERR_MASK", 13, 1 },
	{ "MC_DDRPHY_SEQ_ODT_WR_CONFIG0", 0x47228, 0 },
		{ "ODT_WR_VALUES_BITS0_7", 8, 8 },
		{ "ODT_WR_VALUES_BITS8_15", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_WR_CONFIG1", 0x4722c, 0 },
		{ "ODT_WR_VALUES_BITS0_7", 8, 8 },
		{ "ODT_WR_VALUES_BITS8_15", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_WR_CONFIG2", 0x47230, 0 },
		{ "ODT_WR_VALUES_BITS0_7", 8, 8 },
		{ "ODT_WR_VALUES_BITS8_15", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_WR_CONFIG3", 0x47234, 0 },
		{ "ODT_WR_VALUES_BITS0_7", 8, 8 },
		{ "ODT_WR_VALUES_BITS8_15", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_RD_CONFIG0", 0x47238, 0 },
		{ "ODT_RD_VALUES_x2", 8, 8 },
		{ "ODT_RD_VALUES_x2plus1", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_RD_CONFIG1", 0x4723c, 0 },
		{ "ODT_RD_VALUES_x2", 8, 8 },
		{ "ODT_RD_VALUES_x2plus1", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_RD_CONFIG2", 0x47240, 0 },
		{ "ODT_RD_VALUES_x2", 8, 8 },
		{ "ODT_RD_VALUES_x2plus1", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_RD_CONFIG3", 0x47244, 0 },
		{ "ODT_RD_VALUES_x2", 8, 8 },
		{ "ODT_RD_VALUES_x2plus1", 0, 8 },
	{ "MC_DDRPHY_SEQ_MEM_TIMING_PARAM0", 0x47248, 0 },
		{ "TMOD_CYCLES", 12, 4 },
		{ "TRCD_CYCLES", 8, 4 },
		{ "TRP_CYCLES", 4, 4 },
		{ "TRFC_CYCLES", 0, 4 },
	{ "MC_DDRPHY_SEQ_MEM_TIMING_PARAM1", 0x4724c, 0 },
		{ "TZQINIT_CYCLES", 12, 4 },
		{ "TZQCS_CYCLES", 8, 4 },
		{ "TWLDQSEN_CYCLES", 4, 4 },
		{ "TWRMRD_CYCLES", 0, 4 },
	{ "MC_DDRPHY_SEQ_MEM_TIMING_PARAM2", 0x47250, 0 },
		{ "TODTLON_OFF_CYCLES", 12, 4 },
		{ "TRC_CYCLES", 8, 4 },
		{ "TMRSC_CYCLES", 4, 4 },
	{ "MC_DDRPHY_WC_CONFIG0", 0x47600, 0 },
		{ "TWLO_TWLOE", 8, 8 },
		{ "WL_ONE_DQS_PULSE", 7, 1 },
		{ "FW_WR_RD", 1, 6 },
		{ "CUSTOM_INIT_WRITE", 0, 1 },
	{ "MC_DDRPHY_WC_CONFIG1", 0x47604, 0 },
		{ "BIG_STEP", 12, 4 },
		{ "SMALL_STEP", 9, 3 },
		{ "WR_PRE_DLY", 3, 6 },
	{ "MC_DDRPHY_WC_CONFIG2", 0x47608, 0 },
		{ "NUM_VALID_SAMPLES", 12, 4 },
		{ "FW_RD_WR", 6, 6 },
		{ "EN_RESET_WR_DELAY_WL", 0, 1 },
	{ "MC_DDRPHY_WC_CONFIG3", 0x47614, 0 },
		{ "DDR4_MRS_CMD_DQ_EN", 15, 1 },
		{ "MRS_CMD_DQ_ON", 9, 6 },
		{ "MRS_CMD_DQ_OFF", 3, 6 },
	{ "MC_DDRPHY_WC_WRCLK_CNTL", 0x47618, 0 },
		{ "WRCLK_CAL_START", 15, 1 },
		{ "WRCLK_CAL_DONE", 14, 1 },
	{ "MC_DDRPHY_WC_ERROR_STATUS0", 0x4760c, 0 },
		{ "WR_CNTL_ERROR", 15, 1 },
	{ "MC_DDRPHY_WC_ERROR_MASK0", 0x47610, 0 },
		{ "WR_CNTL_ERROR_MASK", 15, 1 },
	{ "MC_DDRPHY_RC_CONFIG0", 0x47400, 0 },
		{ "GLOBAL_PHY_OFFSET", 12, 4 },
		{ "ADVANCE_RD_VALID", 11, 1 },
		{ "SINGLE_BIT_MPR_RP0", 6, 1 },
		{ "SINGLE_BIT_MPR_RP1", 5, 1 },
		{ "SINGLE_BIT_MPR_RP2", 4, 1 },
		{ "SINGLE_BIT_MPR_RP3", 3, 1 },
		{ "ALIGN_ON_EVEN_CYCLES", 2, 1 },
		{ "PERFORM_RDCLK_ALIGN", 1, 1 },
		{ "STAGGERED_PATTERN", 0, 1 },
	{ "MC_DDRPHY_RC_CONFIG1", 0x47404, 0 },
		{ "OUTER_LOOP_CNT", 2, 14 },
	{ "MC_DDRPHY_RC_CONFIG2", 0x47408, 0 },
		{ "CONSEQ_PASS", 11, 5 },
		{ "BURST_WINDOW", 5, 2 },
		{ "ALLOW_RD_FIFO_AUTO_R_ESET", 4, 1 },
	{ "MC_DDRPHY_RC_CONFIG3", 0x4741c, 0 },
		{ "FINE_CAL_STEP_SIZE", 13, 3 },
		{ "COARSE_CAL_STEP_SIZE", 9, 4 },
		{ "DQ_SEL_QUAD", 7, 2 },
		{ "DQ_SEL_LANE", 4, 3 },
	{ "MC_DDRPHY_RC_PERIODIC", 0x47420, 0 },
	{ "MC_DDRPHY_RC_ERROR_STATUS0", 0x47414, 0 },
		{ "RD_CNTL_ERROR", 15, 1 },
	{ "MC_DDRPHY_RC_ERROR_MASK0", 0x47418, 0 },
		{ "RD_CNTL_ERROR_MASK", 15, 1 },
	{ "MC_DDRPHY_APB_CONFIG0", 0x47800, 0 },
		{ "DISABLE_PARITY_CHECKER", 15, 1 },
		{ "GENERATE_EVEN_PARITY", 14, 1 },
		{ "FORCE_ON_CLK_GATE", 13, 1 },
		{ "DEBUG_BUS_SEL_LO", 12, 1 },
		{ "DEBUG_BUS_SEL_HI", 8, 4 },
	{ "MC_DDRPHY_APB_ERROR_STATUS0", 0x47804, 0 },
		{ "INVALID_ADDRESS", 15, 1 },
		{ "WR_PAR_ERR", 14, 1 },
	{ "MC_DDRPHY_APB_ERROR_MASK0", 0x47808, 0 },
		{ "INVALID_ADDRESS_MASK", 15, 1 },
		{ "WR_PAR_ERR_MASK", 14, 1 },
	{ "MC_DDRPHY_APB_DP18_POPULATION", 0x4780c, 0 },
		{ "DP18_0_Populated", 15, 1 },
		{ "DP18_1_Populated", 14, 1 },
		{ "DP18_2_Populated", 13, 1 },
		{ "DP18_3_Populated", 12, 1 },
		{ "DP18_4_Populated", 11, 1 },
		{ "DP18_5_Populated", 10, 1 },
		{ "DP18_6_Populated", 9, 1 },
		{ "DP18_7_Populated", 8, 1 },
		{ "DP18_8_Populated", 7, 1 },
		{ "DP18_9_Populated", 6, 1 },
		{ "DP18_10_Populated", 5, 1 },
		{ "DP18_11_Populated", 4, 1 },
		{ "DP18_12_Populated", 3, 1 },
		{ "DP18_13_Populated", 2, 1 },
		{ "DP18_14_Populated", 1, 1 },
	{ "MC_DDRPHY_APB_ADR_POPULATION", 0x47810, 0 },
		{ "ADR16_0_Populated", 15, 1 },
		{ "ADR16_1_Populated", 14, 1 },
		{ "ADR16_2_Populated", 13, 1 },
		{ "ADR16_3_Populated", 12, 1 },
		{ "ADR12_0_Populated", 7, 1 },
		{ "ADR12_1_Populated", 6, 1 },
		{ "ADR12_2_Populated", 5, 1 },
		{ "ADR12_3_Populated", 4, 1 },
	{ "MC_DDRPHY_APB_ATEST_MUX_SEL", 0x47814, 0 },
		{ "ATEST_CNTL", 10, 6 },
	{ "MC_UPCTL_SCFG", 0x40000, 0 },
		{ "bbflags_timing", 8, 4 },
		{ "nfifo_nif1_dis", 6, 1 },
		{ "hw_low_power_en", 0, 1 },
	{ "MC_UPCTL_SCTL", 0x40004, 0 },
	{ "MC_UPCTL_STAT", 0x40008, 0 },
		{ "lp_trig", 4, 3 },
		{ "ctl_stat", 0, 3 },
	{ "MC_UPCTL_INTRSTAT", 0x4000c, 0 },
		{ "parity_intr", 1, 1 },
		{ "ecc_intr", 0, 1 },
	{ "MC_UPCTL_MCMD", 0x40040, 0 },
		{ "start_cmd", 31, 1 },
		{ "cmd_add_del", 24, 4 },
		{ "rank_sel", 20, 4 },
		{ "bank_addr", 17, 3 },
		{ "cmd_addr", 4, 13 },
		{ "cmd_opcode0", 0, 4 },
	{ "MC_UPCTL_POWCTL", 0x40044, 0 },
	{ "MC_UPCTL_POWSTAT", 0x40048, 0 },
	{ "MC_UPCTL_CMDTSTAT", 0x4004c, 0 },
	{ "MC_UPCTL_CMDTSTATEN", 0x40050, 0 },
	{ "MC_UPCTL_MRRCFG0", 0x40060, 0 },
	{ "MC_UPCTL_MRRSTAT0", 0x40064, 0 },
		{ "mrrstat_beat3", 24, 8 },
		{ "mrrstat_beat2", 16, 8 },
		{ "mrrstat_beat1", 8, 8 },
		{ "mrrstat_beat0", 0, 8 },
	{ "MC_UPCTL_MRRSTAT1", 0x40068, 0 },
		{ "mrrstat_beat7", 24, 8 },
		{ "mrrstat_beat6", 16, 8 },
		{ "mrrstat_beat5", 8, 8 },
		{ "mrrstat_beat4", 0, 8 },
	{ "MC_UPCTL_MCFG1", 0x4007c, 0 },
		{ "hw_exit_idle_en", 31, 1 },
		{ "hw_idle", 16, 8 },
		{ "sr_idle", 0, 8 },
	{ "MC_UPCTL_MCFG", 0x40080, 0 },
		{ "mddr_lpddr2_clk_stop_idle", 24, 8 },
		{ "mddr_lpddr2_en", 22, 2 },
		{ "mddr_lpddr2_bl", 20, 2 },
		{ "tfaw_cfg", 18, 2 },
		{ "pd_exit_mode", 17, 1 },
		{ "pd_type", 16, 1 },
		{ "pd_idle", 8, 8 },
		{ "lpddr2_s4", 6, 1 },
		{ "ddr3_en", 5, 1 },
		{ "stagger_cs", 4, 1 },
		{ "two_t_en", 3, 1 },
		{ "bl8int_en", 2, 1 },
		{ "cke_or_en", 1, 1 },
		{ "mem_bl", 0, 1 },
	{ "MC_UPCTL_PPCFG", 0x40084, 0 },
		{ "rpmem_dis", 1, 8 },
		{ "ppmem_en", 0, 1 },
	{ "MC_UPCTL_MSTAT", 0x40088, 0 },
		{ "self_refresh", 2, 1 },
		{ "clock_stop", 1, 1 },
		{ "power_down", 0, 1 },
	{ "MC_UPCTL_LPDDR2ZQCFG", 0x4008c, 0 },
		{ "zqcl_op", 24, 8 },
		{ "zqcl_ma", 16, 8 },
		{ "zqcs_op", 8, 8 },
		{ "zqcs_ma", 0, 8 },
	{ "MC_UPCTL_DTUPDES", 0x40094, 0 },
		{ "dtu_rd_missing", 13, 1 },
		{ "dtu_eaffl", 9, 4 },
		{ "dtu_random_error", 8, 1 },
		{ "dtu_err_b7", 7, 1 },
		{ "dtu_err_b6", 6, 1 },
		{ "dtu_err_b5", 5, 1 },
		{ "dtu_err_b4", 4, 1 },
		{ "dtu_err_b3", 3, 1 },
		{ "dtu_err_b2", 2, 1 },
		{ "dtu_err_b1", 1, 1 },
		{ "dtu_err_b0", 0, 1 },
	{ "MC_UPCTL_DTUNA", 0x40098, 0 },
	{ "MC_UPCTL_DTUNE", 0x4009c, 0 },
	{ "MC_UPCTL_DTUPRD0", 0x400a0, 0 },
		{ "dtu_allbits_1", 16, 16 },
		{ "dtu_allbits_0", 0, 16 },
	{ "MC_UPCTL_DTUPRD1", 0x400a4, 0 },
		{ "dtu_allbits_3", 16, 16 },
		{ "dtu_allbits_2", 0, 16 },
	{ "MC_UPCTL_DTUPRD2", 0x400a8, 0 },
		{ "dtu_allbits_5", 16, 16 },
		{ "dtu_allbits_4", 0, 16 },
	{ "MC_UPCTL_DTUPRD3", 0x400ac, 0 },
		{ "dtu_allbits_7", 16, 16 },
		{ "dtu_allbits_6", 0, 16 },
	{ "MC_UPCTL_DTUAWDT", 0x400b0, 0 },
		{ "number_ranks", 9, 2 },
		{ "row_addr_width", 6, 2 },
		{ "bank_addr_width", 3, 2 },
		{ "column_addr_width", 0, 2 },
	{ "MC_UPCTL_TOGCNT1U", 0x400c0, 0 },
	{ "MC_UPCTL_TINIT", 0x400c4, 0 },
	{ "MC_UPCTL_TRSTH", 0x400c8, 0 },
	{ "MC_UPCTL_TOGCNT100N", 0x400cc, 0 },
	{ "MC_UPCTL_TREFI", 0x400d0, 0 },
	{ "MC_UPCTL_TMRD", 0x400d4, 0 },
	{ "MC_UPCTL_TRFC", 0x400d8, 0 },
	{ "MC_UPCTL_TRP", 0x400dc, 0 },
		{ "prea_extra", 16, 2 },
		{ "t_rp", 0, 4 },
	{ "MC_UPCTL_TRTW", 0x400e0, 0 },
	{ "MC_UPCTL_TAL", 0x400e4, 0 },
	{ "MC_UPCTL_TCL", 0x400e8, 0 },
	{ "MC_UPCTL_TCWL", 0x400ec, 0 },
	{ "MC_UPCTL_TRAS", 0x400f0, 0 },
	{ "MC_UPCTL_TRC", 0x400f4, 0 },
	{ "MC_UPCTL_TRCD", 0x400f8, 0 },
	{ "MC_UPCTL_TRRD", 0x400fc, 0 },
	{ "MC_UPCTL_TRTP", 0x40100, 0 },
	{ "MC_UPCTL_TWR", 0x40104, 0 },
	{ "MC_UPCTL_TWTR", 0x40108, 0 },
	{ "MC_UPCTL_TEXSR", 0x4010c, 0 },
	{ "MC_UPCTL_TXP", 0x40110, 0 },
	{ "MC_UPCTL_TXPDLL", 0x40114, 0 },
	{ "MC_UPCTL_TZQCS", 0x40118, 0 },
	{ "MC_UPCTL_TZQCSI", 0x4011c, 0 },
	{ "MC_UPCTL_TDQS", 0x40120, 0 },
	{ "MC_UPCTL_TCKSRE", 0x40124, 0 },
	{ "MC_UPCTL_TCKSRX", 0x40128, 0 },
	{ "MC_UPCTL_TCKE", 0x4012c, 0 },
	{ "MC_UPCTL_TMOD", 0x40130, 0 },
	{ "MC_UPCTL_TRSTL", 0x40134, 0 },
	{ "MC_UPCTL_TZQCL", 0x40138, 0 },
	{ "MC_UPCTL_TMRR", 0x4013c, 0 },
	{ "MC_UPCTL_TCKESR", 0x40140, 0 },
	{ "MC_UPCTL_TDPD", 0x40144, 0 },
	{ "MC_UPCTL_ECCCFG", 0x40180, 0 },
		{ "inline_syn_en", 4, 1 },
		{ "ecc_en", 3, 1 },
		{ "ecc_intr_en", 2, 1 },
	{ "MC_UPCTL_ECCTST", 0x40184, 0 },
	{ "MC_UPCTL_ECCCLR", 0x40188, 0 },
		{ "clr_ecc_log", 1, 1 },
		{ "clr_ecc_intr", 0, 1 },
	{ "MC_UPCTL_ECCLOG", 0x4018c, 0 },
	{ "MC_UPCTL_DTUWACTL", 0x40200, 0 },
		{ "dtu_wr_rank", 30, 2 },
		{ "dtu_wr_row0", 13, 16 },
		{ "dtu_wr_bank", 10, 3 },
		{ "dtu_wr_col", 0, 10 },
	{ "MC_UPCTL_DTURACTL", 0x40204, 0 },
		{ "dtu_rd_rank", 30, 2 },
		{ "dtu_rd_row0", 13, 16 },
		{ "dtu_rd_bank", 10, 3 },
		{ "dtu_rd_col", 0, 10 },
	{ "MC_UPCTL_DTUCFG", 0x40208, 0 },
		{ "dtu_row_increments", 16, 7 },
		{ "dtu_wr_multi_rd", 15, 1 },
		{ "dtu_data_mask_en", 14, 1 },
		{ "dtu_target_lane", 10, 4 },
		{ "dtu_generate_random", 9, 1 },
		{ "dtu_incr_banks", 8, 1 },
		{ "dtu_incr_cols", 7, 1 },
		{ "dtu_nalen", 1, 6 },
		{ "dtu_enable", 0, 1 },
	{ "MC_UPCTL_DTUECTL", 0x4020c, 0 },
		{ "wr_multi_rd_rst", 2, 1 },
		{ "run_error_reports", 1, 1 },
		{ "run_dtu", 0, 1 },
	{ "MC_UPCTL_DTUWD0", 0x40210, 0 },
		{ "dtu_wr_byte3", 24, 8 },
		{ "dtu_wr_byte2", 16, 8 },
		{ "dtu_wr_byte1", 8, 8 },
		{ "dtu_wr_byte0", 0, 8 },
	{ "MC_UPCTL_DTUWD1", 0x40214, 0 },
		{ "dtu_wr_byte7", 24, 8 },
		{ "dtu_wr_byte6", 16, 8 },
		{ "dtu_wr_byte5", 8, 8 },
		{ "dtu_wr_byte4", 0, 8 },
	{ "MC_UPCTL_DTUWD2", 0x40218, 0 },
		{ "dtu_wr_byte11", 24, 8 },
		{ "dtu_wr_byte10", 16, 8 },
		{ "dtu_wr_byte9", 8, 8 },
		{ "dtu_wr_byte8", 0, 8 },
	{ "MC_UPCTL_DTUWD3", 0x4021c, 0 },
		{ "dtu_wr_byte15", 24, 8 },
		{ "dtu_wr_byte14", 16, 8 },
		{ "dtu_wr_byte13", 8, 8 },
		{ "dtu_wr_byte12", 0, 8 },
	{ "MC_UPCTL_DTUWDM", 0x40220, 0 },
	{ "MC_UPCTL_DTURD0", 0x40224, 0 },
		{ "dtu_rd_byte3", 24, 8 },
		{ "dtu_rd_byte2", 16, 8 },
		{ "dtu_rd_byte1", 8, 8 },
		{ "dtu_rd_byte0", 0, 8 },
	{ "MC_UPCTL_DTURD1", 0x40228, 0 },
		{ "dtu_rd_byte7", 24, 8 },
		{ "dtu_rd_byte6", 16, 8 },
		{ "dtu_rd_byte5", 8, 8 },
		{ "dtu_rd_byte4", 0, 8 },
	{ "MC_UPCTL_DTURD2", 0x4022c, 0 },
		{ "dtu_rd_byte11", 24, 8 },
		{ "dtu_rd_byte10", 16, 8 },
		{ "dtu_rd_byte9", 8, 8 },
		{ "dtu_rd_byte8", 0, 8 },
	{ "MC_UPCTL_DTURD3", 0x40230, 0 },
		{ "dtu_rd_byte15", 24, 8 },
		{ "dtu_rd_byte14", 16, 8 },
		{ "dtu_rd_byte13", 8, 8 },
		{ "dtu_rd_byte12", 0, 8 },
	{ "MC_UPCTL_DTULFSRWD", 0x40234, 0 },
	{ "MC_UPCTL_DTULFSRRD", 0x40238, 0 },
	{ "MC_UPCTL_DTUEAF", 0x4023c, 0 },
		{ "ea_rank", 30, 2 },
		{ "ea_row0", 13, 16 },
		{ "ea_bank", 10, 3 },
		{ "ea_column", 0, 10 },
	{ "MC_UPCTL_DFITCTRLDELAY", 0x40240, 0 },
	{ "MC_UPCTL_DFIODTCFG", 0x40244, 0 },
		{ "rank3_odt_default", 28, 1 },
		{ "rank3_odt_write_sel", 27, 1 },
		{ "rank3_odt_write_nsel", 26, 1 },
		{ "rank3_odt_read_sel", 25, 1 },
		{ "rank3_odt_read_nsel", 24, 1 },
		{ "rank2_odt_default", 20, 1 },
		{ "rank2_odt_write_sel", 19, 1 },
		{ "rank2_odt_write_nsel", 18, 1 },
		{ "rank2_odt_read_sel", 17, 1 },
		{ "rank2_odt_read_nsel", 16, 1 },
		{ "rank1_odt_default", 12, 1 },
		{ "rank1_odt_write_sel", 11, 1 },
		{ "rank1_odt_write_nsel", 10, 1 },
		{ "rank1_odt_read_sel", 9, 1 },
		{ "rank1_odt_read_nsel", 8, 1 },
		{ "rank0_odt_default", 4, 1 },
		{ "rank0_odt_write_sel", 3, 1 },
		{ "rank0_odt_write_nsel", 2, 1 },
		{ "rank0_odt_read_sel", 1, 1 },
		{ "rank0_odt_read_nsel", 0, 1 },
	{ "MC_UPCTL_DFIODTCFG1", 0x40248, 0 },
		{ "odt_len_b8_r", 24, 3 },
		{ "odt_len_bl8_w", 16, 3 },
		{ "odt_lat_r", 8, 5 },
		{ "odt_lat_w", 0, 5 },
	{ "MC_UPCTL_DFIODTRANKMAP", 0x4024c, 0 },
		{ "odt_rank_map3", 12, 4 },
		{ "odt_rank_map2", 8, 4 },
		{ "odt_rank_map1", 4, 4 },
		{ "odt_rank_map0", 0, 4 },
	{ "MC_UPCTL_DFITPHYWRDATA", 0x40250, 0 },
	{ "MC_UPCTL_DFITPHYWRLAT", 0x40254, 0 },
	{ "MC_UPCTL_DFITRDDATAEN", 0x40260, 0 },
	{ "MC_UPCTL_DFITPHYRDLAT", 0x40264, 0 },
	{ "MC_UPCTL_DFITPHYUPDTYPE0", 0x40270, 0 },
	{ "MC_UPCTL_DFITPHYUPDTYPE1", 0x40274, 0 },
	{ "MC_UPCTL_DFITPHYUPDTYPE2", 0x40278, 0 },
	{ "MC_UPCTL_DFITPHYUPDTYPE3", 0x4027c, 0 },
	{ "MC_UPCTL_DFITCTRLUPDMIN", 0x40280, 0 },
	{ "MC_UPCTL_DFITCTRLUPDMAX", 0x40284, 0 },
	{ "MC_UPCTL_DFITCTRLUPDDLY", 0x40288, 0 },
	{ "MC_UPCTL_DFIUPDCFG", 0x40290, 0 },
		{ "dfi_phyupd_en", 1, 1 },
		{ "dfi_ctrlupd_en", 0, 1 },
	{ "MC_UPCTL_DFITREFMSKI", 0x40294, 0 },
	{ "MC_UPCTL_DFITCTRLUPDI", 0x40298, 0 },
	{ "MC_UPCTL_DFITRCFG0", 0x402ac, 0 },
		{ "dfi_wrlvl_rank_sel", 16, 4 },
		{ "dfi_rdlvl_edge", 4, 9 },
		{ "dfi_rdlvl_rank_sel", 0, 4 },
	{ "MC_UPCTL_DFITRSTAT0", 0x402b0, 0 },
		{ "dfi_wrlvl_mode", 16, 2 },
		{ "dfi_rdlvl_gate_mode", 8, 2 },
		{ "dfi_rdlvl_mode", 0, 2 },
	{ "MC_UPCTL_DFITRWRLVLEN", 0x402b4, 0 },
	{ "MC_UPCTL_DFITRRDLVLEN", 0x402b8, 0 },
	{ "MC_UPCTL_DFITRRDLVLGATEEN", 0x402bc, 0 },
	{ "MC_UPCTL_DFISTSTAT0", 0x402c0, 0 },
		{ "dfi_data_byte_disable", 16, 9 },
		{ "dfi_freq_ratio", 4, 2 },
		{ "dfi_init_start0", 1, 1 },
		{ "dfi_init_complete", 0, 1 },
	{ "MC_UPCTL_DFISTCFG0", 0x402c4, 0 },
		{ "dfi_data_byte_disable_en", 2, 1 },
		{ "dfi_freq_ratio_en", 1, 1 },
		{ "dfi_init_start", 0, 1 },
	{ "MC_UPCTL_DFISTCFG1", 0x402c8, 0 },
		{ "dfi_dram_clk_disable_en_dpd", 1, 1 },
		{ "dfi_dram_clk_disable_en", 0, 1 },
	{ "MC_UPCTL_DFITDRAMCLKEN", 0x402d0, 0 },
	{ "MC_UPCTL_DFITDRAMCLKDIS", 0x402d4, 0 },
	{ "MC_UPCTL_DFISTCFG2", 0x402d8, 0 },
		{ "parity_en", 1, 1 },
		{ "parity_intr_en", 0, 1 },
	{ "MC_UPCTL_DFISTPARCLR", 0x402dc, 0 },
		{ "parity_log_clr", 1, 1 },
		{ "parity_intr_clr", 0, 1 },
	{ "MC_UPCTL_DFISTPARLOG", 0x402e0, 0 },
	{ "MC_UPCTL_DFILPCFG0", 0x402f0, 0 },
		{ "dfi_lp_wakeup_dpd", 28, 4 },
		{ "dfi_lp_en_dpd", 24, 1 },
		{ "dfi_tlp_resp", 16, 4 },
		{ "dfi_lp_en_sr", 8, 1 },
		{ "dfi_lp_wakeup_pd", 4, 4 },
		{ "dfi_lp_en_pd", 0, 1 },
	{ "MC_UPCTL_DFITRWRLVLRESP0", 0x40300, 0 },
	{ "MC_UPCTL_DFITRWRLVLRESP1", 0x40304, 0 },
	{ "MC_UPCTL_DFITRWRLVLRESP2", 0x40308, 0 },
	{ "MC_UPCTL_DFITRRDLVLRESP0", 0x4030c, 0 },
	{ "MC_UPCTL_DFITRRDLVLRESP1", 0x40310, 0 },
	{ "MC_UPCTL_DFITRRDLVLRESP2", 0x40314, 0 },
	{ "MC_UPCTL_DFITRWRLVLDELAY0", 0x40318, 0 },
	{ "MC_UPCTL_DFITRWRLVLDELAY1", 0x4031c, 0 },
	{ "MC_UPCTL_DFITRWRLVLDELAY2", 0x40320, 0 },
	{ "MC_UPCTL_DFITRRDLVLDELAY0", 0x40324, 0 },
	{ "MC_UPCTL_DFITRRDLVLDELAY1", 0x40328, 0 },
	{ "MC_UPCTL_DFITRRDLVLDELAY2", 0x4032c, 0 },
	{ "MC_UPCTL_DFITRRDLVLGATEDELAY0", 0x40330, 0 },
	{ "MC_UPCTL_DFITRRDLVLGATEDELAY1", 0x40334, 0 },
	{ "MC_UPCTL_DFITRRDLVLGATEDELAY2", 0x40338, 0 },
	{ "MC_UPCTL_DFITRCMD", 0x4033c, 0 },
		{ "dfitrcmd_start", 31, 1 },
		{ "dfitrcmd_en", 4, 9 },
		{ "dfitrcmd_opcode", 0, 2 },
	{ "MC_UPCTL_IPVR", 0x403f8, 0 },
	{ "MC_UPCTL_IPTR", 0x403fc, 0 },
	{ "MC_P_DDRPHY_RST_CTRL", 0x41300, 0 },
		{ "PHY_DRAM_WL", 17, 5 },
		{ "PHY_CALIB_DONE", 5, 1 },
		{ "CTL_CAL_REQ", 4, 1 },
		{ "CTL_CKE", 3, 1 },
		{ "CTL_RST_N", 2, 1 },
		{ "DDRIO_ENABLE", 1, 1 },
		{ "PHY_RST_N", 0, 1 },
	{ "MC_P_PERFORMANCE_CTRL", 0x41304, 0 },
		{ "STALL_CHK_BIT", 2, 1 },
		{ "DDR3_BRC_MODE", 1, 1 },
		{ "RMW_PERF_CTRL", 0, 1 },
	{ "MC_P_ECC_CTRL", 0x41308, 0 },
		{ "ECC_BYPASS_BIST", 1, 1 },
		{ "ECC_DISABLE", 0, 1 },
	{ "MC_P_PAR_ENABLE", 0x4130c, 0 },
		{ "ECC_UE_PAR_ENABLE", 3, 1 },
		{ "ECC_CE_PAR_ENABLE", 2, 1 },
		{ "PERR_REG_INT_ENABLE", 1, 1 },
		{ "PERR_BLK_INT_ENABLE", 0, 1 },
	{ "MC_P_PAR_CAUSE", 0x41310, 0 },
		{ "ECC_UE_PAR_CAUSE", 3, 1 },
		{ "ECC_CE_PAR_CAUSE", 2, 1 },
		{ "FIFOR_PAR_CAUSE", 1, 1 },
		{ "RDATA_FIFOR_PAR_CAUSE", 0, 1 },
	{ "MC_P_INT_ENABLE", 0x41314, 0 },
		{ "ECC_UE_INT_ENABLE", 2, 1 },
		{ "ECC_CE_INT_ENABLE", 1, 1 },
		{ "PERR_INT_ENABLE", 0, 1 },
	{ "MC_P_INT_CAUSE", 0x41318, 0 },
		{ "ECC_UE_INT_CAUSE", 2, 1 },
		{ "ECC_CE_INT_CAUSE", 1, 1 },
		{ "PERR_INT_CAUSE", 0, 1 },
	{ "MC_P_ECC_STATUS", 0x4131c, 0 },
		{ "ECC_CECNT", 16, 16 },
		{ "ECC_UECNT", 0, 16 },
	{ "MC_P_PHY_CTRL", 0x41320, 0 },
	{ "MC_P_STATIC_CFG_STATUS", 0x41324, 0 },
		{ "STATIC_AWEN", 23, 1 },
		{ "STATIC_SWLAT", 18, 5 },
		{ "STATIC_WLAT", 17, 1 },
		{ "STATIC_ALIGN", 16, 1 },
		{ "STATIC_SLAT", 11, 5 },
		{ "STATIC_LAT", 10, 1 },
		{ "STATIC_MODE", 9, 1 },
		{ "STATIC_DEN", 6, 3 },
		{ "STATIC_ORG", 5, 1 },
		{ "STATIC_RKS", 4, 1 },
		{ "STATIC_WIDTH", 1, 3 },
		{ "STATIC_SLOW", 0, 1 },
	{ "MC_P_CORE_PCTL_STAT", 0x41328, 0 },
	{ "MC_P_DEBUG_CNT", 0x4132c, 0 },
		{ "WDATA_OCNT", 8, 5 },
		{ "RDATA_OCNT", 0, 5 },
	{ "MC_CE_ERR_DATA_RDATA", 0x41330, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x41334, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x41338, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x4133c, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x41340, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x41344, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x41348, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x4134c, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x41350, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x41354, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x41358, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x4135c, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x41360, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x41364, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x41368, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x4136c, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x41370, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x41374, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x41378, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x4137c, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x41380, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x41384, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x41388, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x4138c, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x41390, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x41394, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x41398, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x4139c, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x413a0, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x413a4, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x413a8, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x413ac, 0 },
	{ "MC_CE_ADDR", 0x413b0, 0 },
	{ "MC_UE_ADDR", 0x413b4, 0 },
	{ "MC_P_DEEP_SLEEP", 0x413b8, 0 },
		{ "SleepStatus", 1, 1 },
		{ "SleepReq", 0, 1 },
	{ "MC_P_FPGA_BONUS", 0x413bc, 0 },
	{ "MC_P_DEBUG_CFG", 0x413c0, 0 },
		{ "DEBUG_OR", 15, 1 },
		{ "DEBUG_HI", 14, 1 },
		{ "DEBUG_RPT", 13, 1 },
		{ "DEBUGPAGE", 10, 3 },
		{ "DEBUGSELH", 5, 5 },
		{ "DEBUGSELL", 0, 5 },
	{ "MC_P_DEBUG_RPT", 0x413c4, 0 },
	{ "MC_P_BIST_CMD", 0x41400, 0 },
		{ "START_BIST", 31, 1 },
		{ "BURST_LEN", 16, 2 },
		{ "BIST_CMD_GAP", 8, 8 },
		{ "BIST_OPCODE", 0, 2 },
	{ "MC_P_BIST_CMD_ADDR", 0x41404, 0 },
	{ "MC_P_BIST_CMD_LEN", 0x41408, 0 },
	{ "MC_P_BIST_DATA_PATTERN", 0x4140c, 0 },
	{ "MC_P_BIST_USER_WDATA0", 0x41414, 0 },
	{ "MC_P_BIST_USER_WDATA1", 0x41418, 0 },
	{ "MC_P_BIST_USER_WDATA2", 0x4141c, 0 },
		{ "USER_DATA_MASK", 8, 9 },
		{ "USER_DATA2", 0, 8 },
	{ "MC_P_BIST_NUM_ERR", 0x41480, 0 },
	{ "MC_P_BIST_ERR_FIRST_ADDR", 0x41484, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x41488, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x4148c, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x41490, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x41494, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x41498, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x4149c, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x414a0, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x414a4, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x414a8, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x414ac, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x414b0, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x414b4, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x414b8, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x414bc, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x414c0, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x414c4, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x414c8, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x414cc, 0 },
	{ "MC_P_BIST_CRC_SEED", 0x414d0, 0 },
	{ NULL }
};

struct reg_info t5_mc_1_regs[] = {
	{ "MC_DDRPHY_PC_DP18_PLL_LOCK_STATUS", 0x4f000, 0 },
		{ "DP18_PLL_LOCK", 1, 15 },
	{ "MC_DDRPHY_PC_AD32S_PLL_LOCK_STATUS", 0x4f004, 0 },
		{ "AD32S_PLL_LOCK", 14, 2 },
	{ "MC_DDRPHY_PC_RANK_PAIR0", 0x4f008, 0 },
		{ "RANK_PAIR0_PRI", 13, 3 },
		{ "RANK_PAIR0_PRI_V", 12, 1 },
		{ "RANK_PAIR0_SEC", 9, 3 },
		{ "RANK_PAIR0_SEC_V", 8, 1 },
		{ "RANK_PAIR1_PRI", 5, 3 },
		{ "RANK_PAIR1_PRI_V", 4, 1 },
		{ "RANK_PAIR1_SEC", 1, 3 },
		{ "RANK_PAIR1_SEC_V", 0, 1 },
	{ "MC_DDRPHY_PC_RANK_PAIR1", 0x4f00c, 0 },
		{ "RANK_PAIR2_PRI", 13, 3 },
		{ "RANK_PAIR2_PRI_V", 12, 1 },
		{ "RANK_PAIR2_SEC", 9, 3 },
		{ "RANK_PAIR2_SEC_V", 8, 1 },
		{ "RANK_PAIR3_PRI", 5, 3 },
		{ "RANK_PAIR3_PRI_V", 4, 1 },
		{ "RANK_PAIR3_SEC", 1, 3 },
		{ "RANK_PAIR3_SEC_V", 0, 1 },
	{ "MC_DDRPHY_PC_BASE_CNTR0", 0x4f010, 0 },
	{ "MC_DDRPHY_PC_RELOAD_VALUE0", 0x4f014, 0 },
		{ "PERIODIC_CAL_REQ_EN", 15, 1 },
		{ "PERIODIC_RELOAD_VALUE0", 0, 15 },
	{ "MC_DDRPHY_PC_BASE_CNTR1", 0x4f018, 0 },
	{ "MC_DDRPHY_PC_CAL_TIMER", 0x4f01c, 0 },
	{ "MC_DDRPHY_PC_CAL_TIMER_RELOAD_VALUE", 0x4f020, 0 },
	{ "MC_DDRPHY_PC_ZCAL_TIMER", 0x4f024, 0 },
	{ "MC_DDRPHY_PC_ZCAL_TIMER_RELOAD_VALUE", 0x4f028, 0 },
	{ "MC_DDRPHY_PC_PER_CAL_CONFIG", 0x4f02c, 0 },
		{ "PER_ENA_RANK_PAIR", 12, 4 },
		{ "PER_ENA_ZCAL", 11, 1 },
		{ "PER_ENA_SYSCLK_ALIGN", 10, 1 },
		{ "ENA_PER_READ_CTR", 9, 1 },
		{ "ENA_PER_RDCLK_ALIGN", 8, 1 },
		{ "ENA_PER_DQS_ALIGN", 7, 1 },
		{ "PER_NEXT_RANK_PAIR", 5, 2 },
		{ "FAST_SIM_PER_CNTR", 4, 1 },
		{ "START_INIT_CAL", 3, 1 },
		{ "START_PER_CAL", 2, 1 },
		{ "ABORT_ON_ERR_EN", 1, 1 },
	{ "MC_DDRPHY_PC_PER_ZCAL_CONFIG", 0x4f03c, 0 },
		{ "PER_ZCAL_ENA_RANK", 8, 8 },
		{ "PER_ZCAL_NEXT_RANK", 5, 3 },
		{ "START_PER_ZCAL", 4, 1 },
	{ "MC_DDRPHY_PC_CONFIG0", 0x4f030, 0 },
		{ "PROTOCOL_DDR", 12, 4 },
		{ "DATA_MUX4_1MODE", 11, 1 },
		{ "DDR4_CMD_SIG_REDUCTION", 9, 1 },
		{ "SYSCLK_2X_MEMINTCLKO", 8, 1 },
		{ "RANK_OVERRIDE", 7, 1 },
		{ "RANK_OVERRIDE_VALUE", 4, 3 },
		{ "LOW_LATENCY", 3, 1 },
		{ "DDR4_BANK_REFRESH", 2, 1 },
		{ "DDR4_VLEVEL_BANK_GROUP", 1, 1 },
	{ "MC_DDRPHY_PC_CONFIG1", 0x4f034, 0 },
		{ "WRITE_LATENCY_OFFSET", 12, 4 },
		{ "READ_LATENCY_OFFSET", 8, 4 },
		{ "MEMCTL_CIC_FAST", 7, 1 },
		{ "MEMCTL_CTRN_IGNORE", 6, 1 },
		{ "DISABLE_MEMCTL_CAL", 5, 1 },
	{ "MC_DDRPHY_PC_RESETS", 0x4f038, 0 },
		{ "PLL_RESET", 15, 1 },
		{ "SYSCLK_RESET", 14, 1 },
	{ "MC_DDRPHY_PC_ERROR_STATUS0", 0x4f048, 0 },
		{ "RC_ERROR", 15, 1 },
		{ "WC_ERROR", 14, 1 },
		{ "SEQ_ERROR", 13, 1 },
		{ "CC_ERROR", 12, 1 },
		{ "APB_ERROR", 11, 1 },
		{ "PC_ERROR", 10, 1 },
	{ "MC_DDRPHY_PC_ERROR_MASK0", 0x4f04c, 0 },
		{ "RC_ERROR_MASK", 15, 1 },
		{ "WC_ERROR_MASK", 14, 1 },
		{ "SEQ_ERROR_MASK", 13, 1 },
		{ "CC_ERROR_MASK", 12, 1 },
		{ "APB_ERROR_MASK", 11, 1 },
		{ "PC_ERROR_MASK", 10, 1 },
	{ "MC_DDRPHY_PC_IO_PVT_FET_CONTROL", 0x4f050, 0 },
		{ "PVTP", 11, 5 },
		{ "PVTN", 6, 5 },
		{ "PVT_OVERRIDE", 5, 1 },
		{ "ENABLE_ZCAL", 4, 1 },
	{ "MC_DDRPHY_PC_VREF_DRV_CONTROL", 0x4f054, 0 },
		{ "VREFDQ0DSGN", 15, 1 },
		{ "VREFDQ0D", 11, 4 },
		{ "VREFDQ1DSGN", 10, 1 },
		{ "VREFDQ1D", 6, 4 },
	{ "MC_DDRPHY_PC_INIT_CAL_CONFIG0", 0x4f058, 0 },
		{ "ENA_WR_LEVEL", 15, 1 },
		{ "ENA_INITIAL_PAT_WR", 14, 1 },
		{ "ENA_DQS_ALIGN", 13, 1 },
		{ "ENA_RDCLK_ALIGN", 12, 1 },
		{ "ENA_READ_CTR", 11, 1 },
		{ "ENA_WRITE_CTR", 10, 1 },
		{ "ENA_INITIAL_COARSE_WR", 9, 1 },
		{ "ENA_COARSE_RD", 8, 1 },
		{ "ENA_CUSTOM_RD", 7, 1 },
		{ "ENA_CUSTOM_WR", 6, 1 },
		{ "ABORT_ON_CAL_ERROR", 5, 1 },
		{ "ENA_DIGITAL_EYE", 4, 1 },
		{ "ENA_RANK_PAIR", 0, 4 },
	{ "MC_DDRPHY_PC_INIT_CAL_CONFIG1", 0x4f05c, 0 },
		{ "REFRESH_COUNT", 12, 4 },
		{ "REFRESH_CONTROL", 10, 2 },
		{ "REFRESH_ALL_RANKS", 9, 1 },
		{ "REFRESH_INTERVAL", 0, 7 },
	{ "MC_DDRPHY_PC_INIT_CAL_ERROR", 0x4f060, 0 },
		{ "ERROR_WR_LEVEL", 15, 1 },
		{ "ERROR_INITIAL_PAT_WRITE", 14, 1 },
		{ "ERROR_DQS_ALIGN", 13, 1 },
		{ "ERROR_RDCLK_ALIGN", 12, 1 },
		{ "ERROR_READ_CTR", 11, 1 },
		{ "ERROR_WRITE_CTR", 10, 1 },
		{ "ERROR_INITIAL_COARSE_WR", 9, 1 },
		{ "ERROR_COARSE_RD", 8, 1 },
		{ "ERROR_CUSTOM_RD", 7, 1 },
		{ "ERROR_CUSTOM_WR", 6, 1 },
		{ "ERROR_DIGITAL_EYE", 5, 1 },
		{ "ERROR_RANK_PAIR", 0, 4 },
	{ "MC_DDRPHY_PC_INIT_CAL_MASK", 0x4f068, 0 },
		{ "ERROR_WR_LEVEL_MASK", 15, 1 },
		{ "ERROR_INITIAL_PAT_WRITE_MASK", 14, 1 },
		{ "ERROR_DQS_ALIGN_MASK", 13, 1 },
		{ "ERROR_RDCLK_ALIGN_MASK", 12, 1 },
		{ "ERROR_READ_CTR_MASK", 11, 1 },
		{ "ERROR_WRITE_CTR_MASK", 10, 1 },
		{ "ERROR_INITIAL_COARSE_WR_MASK", 9, 1 },
		{ "ERROR_COARSE_RD_MASK", 8, 1 },
		{ "ERROR_CUSTOM_RD_MASK", 7, 1 },
		{ "ERROR_CUSTOM_WR_MASK", 6, 1 },
		{ "ERROR_DIGITAL_EYE_MASK", 5, 1 },
	{ "MC_DDRPHY_PC_INIT_CAL_STATUS", 0x4f064, 0 },
		{ "INIT_CAL_COMPLETE", 12, 4 },
	{ "MC_DDRPHY_PC_IO_PVT_FET_STATUS", 0x4f06c, 0 },
		{ "PVTP", 11, 5 },
		{ "PVTN", 6, 5 },
	{ "MC_DDRPHY_PC_MR0_PRI_RP", 0x4f070, 0 },
	{ "MC_DDRPHY_PC_MR1_PRI_RP", 0x4f074, 0 },
	{ "MC_DDRPHY_PC_MR2_PRI_RP", 0x4f078, 0 },
	{ "MC_DDRPHY_PC_MR3_PRI_RP", 0x4f07c, 0 },
	{ "MC_DDRPHY_PC_MR0_SEC_RP", 0x4f080, 0 },
	{ "MC_DDRPHY_PC_MR1_SEC_RP", 0x4f084, 0 },
	{ "MC_DDRPHY_PC_MR2_SEC_RP", 0x4f088, 0 },
	{ "MC_DDRPHY_PC_MR3_SEC_RP", 0x4f08c, 0 },
	{ "MC_DDRPHY_PC_RANK_GROUP", 0x4f044, 0 },
		{ "ADDR_MIRROR_RP0_PRI", 15, 1 },
		{ "ADDR_MIRROR_RP0_SEC", 14, 1 },
		{ "ADDR_MIRROR_RP1_PRI", 13, 1 },
		{ "ADDR_MIRROR_RP1_SEC", 12, 1 },
		{ "ADDR_MIRROR_RP2_PRI", 11, 1 },
		{ "ADDR_MIRROR_RP2_SEC", 10, 1 },
		{ "ADDR_MIRROR_RP3_PRI", 9, 1 },
		{ "ADDR_MIRROR_RP3_SEC", 8, 1 },
		{ "RANK_GROUPING", 6, 2 },
	{ "MC_ADR_DDRPHY_ADR_BIT_ENABLE", 0x4d000, 0 },
		{ "BIT_ENABLE_0_11", 4, 12 },
		{ "BIT_ENABLE_12_15", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_DIFFPAIR_ENABLE", 0x4d004, 0 },
		{ "DI_ADR0_ADR1", 15, 1 },
		{ "DI_ADR2_ADR3", 14, 1 },
		{ "DI_ADR4_ADR5", 13, 1 },
		{ "DI_ADR6_ADR7", 12, 1 },
		{ "DI_ADR8_ADR9", 11, 1 },
		{ "DI_ADR10_ADR11", 10, 1 },
		{ "DI_ADR12_ADR13", 9, 1 },
		{ "DI_ADR14_ADR15", 8, 1 },
	{ "MC_ADR_DDRPHY_ADR_DELAY0", 0x4d010, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY1", 0x4d014, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY2", 0x4d018, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY3", 0x4d01c, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY4", 0x4d020, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY5", 0x4d024, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY6", 0x4d028, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY7", 0x4d02c, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DFT_WRAP_STATUS_CONTROL", 0x4d030, 0 },
		{ "ADR_TEST_LANE_PAIR_FAIL", 8, 8 },
		{ "ADR_TEST_DATA_EN", 7, 1 },
		{ "DADR_TEST_MODE", 5, 2 },
		{ "ADR_TEST_4TO1_MODE", 4, 1 },
		{ "ADR_TEST_RESET", 3, 1 },
		{ "ADR_TEST_GEN_EN", 2, 1 },
		{ "ADR_TEST_CLEAR_ERROR", 1, 1 },
		{ "ADR_TEST_CHECK_EN", 0, 1 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN0", 0x4d040, 0 },
		{ "EN_SLICE_N_WR_0", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN1", 0x4d044, 0 },
		{ "EN_SLICE_N_WR_1", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN2", 0x4d048, 0 },
		{ "EN_SLICE_N_WR_2", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN3", 0x4d04c, 0 },
		{ "EN_SLICE_N_WR_3", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN0", 0x4d050, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN1", 0x4d054, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN2", 0x4d058, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN3", 0x4d05c, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_FET_SLICE_EN_MAP0", 0x4d080, 0 },
		{ "SLICE_SEL_REG_BITS0_1", 14, 2 },
		{ "SLICE_SEL_REG_BITS2_3", 12, 2 },
		{ "SLICE_SEL_REG_BITS4_5", 10, 2 },
		{ "SLICE_SEL_REG_BITS6_7", 8, 2 },
		{ "SLICE_SEL_REG_BITS8_9", 6, 2 },
		{ "SLICE_SEL_REG_BITS10_11", 4, 2 },
		{ "SLICE_SEL_REG_BITS12_13", 2, 2 },
		{ "SLICE_SEL_REG_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_FET_SLICE_EN_MAP1", 0x4d084, 0 },
		{ "SLICE_SEL_REG_BITS0_1", 14, 2 },
		{ "SLICE_SEL_REG_BITS2_3", 12, 2 },
		{ "SLICE_SEL_REG_BITS4_5", 10, 2 },
		{ "SLICE_SEL_REG_BITS6_7", 8, 2 },
		{ "SLICE_SEL_REG_BITS8_9", 6, 2 },
		{ "SLICE_SEL_REG_BITS10_11", 4, 2 },
		{ "SLICE_SEL_REG_BITS12_13", 2, 2 },
		{ "SLICE_SEL_REG_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE", 0x4d060, 0 },
		{ "POST_CURSOR0", 12, 4 },
		{ "POST_CURSOR1", 8, 4 },
		{ "POST_CURSOR2", 4, 4 },
		{ "POST_CURSOR3", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE_MAP0", 0x4d0a0, 0 },
		{ "POST_CUR_SEL_BITS0_1", 14, 2 },
		{ "POST_CUR_SEL_BITS2_3", 12, 2 },
		{ "POST_CUR_SEL_BITS4_5", 10, 2 },
		{ "POST_CUR_SEL_BITS6_7", 8, 2 },
		{ "POST_CUR_SEL_BITS8_9", 6, 2 },
		{ "POST_CUR_SEL_BITS10_11", 4, 2 },
		{ "POST_CUR_SEL_BITS12_13", 2, 2 },
		{ "POST_CUR_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE_MAP1", 0x4d0a4, 0 },
		{ "POST_CUR_SEL_BITS0_1", 14, 2 },
		{ "POST_CUR_SEL_BITS2_3", 12, 2 },
		{ "POST_CUR_SEL_BITS4_5", 10, 2 },
		{ "POST_CUR_SEL_BITS6_7", 8, 2 },
		{ "POST_CUR_SEL_BITS8_9", 6, 2 },
		{ "POST_CUR_SEL_BITS10_11", 4, 2 },
		{ "POST_CUR_SEL_BITS12_13", 2, 2 },
		{ "POST_CUR_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE", 0x4d068, 0 },
		{ "SLEW_CTL0", 12, 4 },
		{ "SLEW_CTL1", 8, 4 },
		{ "SLEW_CTL2", 4, 4 },
		{ "SLEW_CTL3", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE_MAP0", 0x4d0a8, 0 },
		{ "SLEW_CTL_SEL_BITS0_1", 14, 2 },
		{ "SLEW_CTL_SEL_BITS2_3", 12, 2 },
		{ "SLEW_CTL_SEL_BITS4_5", 10, 2 },
		{ "SLEW_CTL_SEL_BITS6_7", 8, 2 },
		{ "SLEW_CTL_SEL_BITS8_9", 6, 2 },
		{ "SLEW_CTL_SEL_BITS10_11", 4, 2 },
		{ "SLEW_CTL_SEL_BITS12_13", 2, 2 },
		{ "SLEW_CTL_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE_MAP1", 0x4d0ac, 0 },
		{ "SLEW_CTL_SEL_BITS0_1", 14, 2 },
		{ "SLEW_CTL_SEL_BITS2_3", 12, 2 },
		{ "SLEW_CTL_SEL_BITS4_5", 10, 2 },
		{ "SLEW_CTL_SEL_BITS6_7", 8, 2 },
		{ "SLEW_CTL_SEL_BITS8_9", 6, 2 },
		{ "SLEW_CTL_SEL_BITS10_11", 4, 2 },
		{ "SLEW_CTL_SEL_BITS12_13", 2, 2 },
		{ "SLEW_CTL_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_POWERDOWN_2", 0x4d0b0, 0 },
		{ "ADR_LANE_0_11_PD", 4, 12 },
		{ "ADR_LANE_12_15_PD", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_BIT_ENABLE", 0x4d200, 0 },
		{ "BIT_ENABLE_0_11", 4, 12 },
		{ "BIT_ENABLE_12_15", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_DIFFPAIR_ENABLE", 0x4d204, 0 },
		{ "DI_ADR0_ADR1", 15, 1 },
		{ "DI_ADR2_ADR3", 14, 1 },
		{ "DI_ADR4_ADR5", 13, 1 },
		{ "DI_ADR6_ADR7", 12, 1 },
		{ "DI_ADR8_ADR9", 11, 1 },
		{ "DI_ADR10_ADR11", 10, 1 },
		{ "DI_ADR12_ADR13", 9, 1 },
		{ "DI_ADR14_ADR15", 8, 1 },
	{ "MC_ADR_DDRPHY_ADR_DELAY0", 0x4d210, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY1", 0x4d214, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY2", 0x4d218, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY3", 0x4d21c, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY4", 0x4d220, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY5", 0x4d224, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY6", 0x4d228, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DELAY7", 0x4d22c, 0 },
		{ "ADR_DELAY_BITS1_7", 8, 7 },
		{ "ADR_DELAY_BITS9_15", 0, 7 },
	{ "MC_ADR_DDRPHY_ADR_DFT_WRAP_STATUS_CONTROL", 0x4d230, 0 },
		{ "ADR_TEST_LANE_PAIR_FAIL", 8, 8 },
		{ "ADR_TEST_DATA_EN", 7, 1 },
		{ "DADR_TEST_MODE", 5, 2 },
		{ "ADR_TEST_4TO1_MODE", 4, 1 },
		{ "ADR_TEST_RESET", 3, 1 },
		{ "ADR_TEST_GEN_EN", 2, 1 },
		{ "ADR_TEST_CLEAR_ERROR", 1, 1 },
		{ "ADR_TEST_CHECK_EN", 0, 1 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN0", 0x4d240, 0 },
		{ "EN_SLICE_N_WR_0", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN1", 0x4d244, 0 },
		{ "EN_SLICE_N_WR_1", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN2", 0x4d248, 0 },
		{ "EN_SLICE_N_WR_2", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_NFET_SLICE_EN3", 0x4d24c, 0 },
		{ "EN_SLICE_N_WR_3", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN0", 0x4d250, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN1", 0x4d254, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN2", 0x4d258, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_PFET_SLICE_EN3", 0x4d25c, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_FET_SLICE_EN_MAP0", 0x4d280, 0 },
		{ "SLICE_SEL_REG_BITS0_1", 14, 2 },
		{ "SLICE_SEL_REG_BITS2_3", 12, 2 },
		{ "SLICE_SEL_REG_BITS4_5", 10, 2 },
		{ "SLICE_SEL_REG_BITS6_7", 8, 2 },
		{ "SLICE_SEL_REG_BITS8_9", 6, 2 },
		{ "SLICE_SEL_REG_BITS10_11", 4, 2 },
		{ "SLICE_SEL_REG_BITS12_13", 2, 2 },
		{ "SLICE_SEL_REG_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_FET_SLICE_EN_MAP1", 0x4d284, 0 },
		{ "SLICE_SEL_REG_BITS0_1", 14, 2 },
		{ "SLICE_SEL_REG_BITS2_3", 12, 2 },
		{ "SLICE_SEL_REG_BITS4_5", 10, 2 },
		{ "SLICE_SEL_REG_BITS6_7", 8, 2 },
		{ "SLICE_SEL_REG_BITS8_9", 6, 2 },
		{ "SLICE_SEL_REG_BITS10_11", 4, 2 },
		{ "SLICE_SEL_REG_BITS12_13", 2, 2 },
		{ "SLICE_SEL_REG_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE", 0x4d260, 0 },
		{ "POST_CURSOR0", 12, 4 },
		{ "POST_CURSOR1", 8, 4 },
		{ "POST_CURSOR2", 4, 4 },
		{ "POST_CURSOR3", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE_MAP0", 0x4d2a0, 0 },
		{ "POST_CUR_SEL_BITS0_1", 14, 2 },
		{ "POST_CUR_SEL_BITS2_3", 12, 2 },
		{ "POST_CUR_SEL_BITS4_5", 10, 2 },
		{ "POST_CUR_SEL_BITS6_7", 8, 2 },
		{ "POST_CUR_SEL_BITS8_9", 6, 2 },
		{ "POST_CUR_SEL_BITS10_11", 4, 2 },
		{ "POST_CUR_SEL_BITS12_13", 2, 2 },
		{ "POST_CUR_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_POST_CURSOR_VALUE_MAP1", 0x4d2a4, 0 },
		{ "POST_CUR_SEL_BITS0_1", 14, 2 },
		{ "POST_CUR_SEL_BITS2_3", 12, 2 },
		{ "POST_CUR_SEL_BITS4_5", 10, 2 },
		{ "POST_CUR_SEL_BITS6_7", 8, 2 },
		{ "POST_CUR_SEL_BITS8_9", 6, 2 },
		{ "POST_CUR_SEL_BITS10_11", 4, 2 },
		{ "POST_CUR_SEL_BITS12_13", 2, 2 },
		{ "POST_CUR_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE", 0x4d268, 0 },
		{ "SLEW_CTL0", 12, 4 },
		{ "SLEW_CTL1", 8, 4 },
		{ "SLEW_CTL2", 4, 4 },
		{ "SLEW_CTL3", 0, 4 },
	{ "MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE_MAP0", 0x4d2a8, 0 },
		{ "SLEW_CTL_SEL_BITS0_1", 14, 2 },
		{ "SLEW_CTL_SEL_BITS2_3", 12, 2 },
		{ "SLEW_CTL_SEL_BITS4_5", 10, 2 },
		{ "SLEW_CTL_SEL_BITS6_7", 8, 2 },
		{ "SLEW_CTL_SEL_BITS8_9", 6, 2 },
		{ "SLEW_CTL_SEL_BITS10_11", 4, 2 },
		{ "SLEW_CTL_SEL_BITS12_13", 2, 2 },
		{ "SLEW_CTL_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_IO_SLEW_CTL_VALUE_MAP1", 0x4d2ac, 0 },
		{ "SLEW_CTL_SEL_BITS0_1", 14, 2 },
		{ "SLEW_CTL_SEL_BITS2_3", 12, 2 },
		{ "SLEW_CTL_SEL_BITS4_5", 10, 2 },
		{ "SLEW_CTL_SEL_BITS6_7", 8, 2 },
		{ "SLEW_CTL_SEL_BITS8_9", 6, 2 },
		{ "SLEW_CTL_SEL_BITS10_11", 4, 2 },
		{ "SLEW_CTL_SEL_BITS12_13", 2, 2 },
		{ "SLEW_CTL_SEL_BITS14_15", 0, 2 },
	{ "MC_ADR_DDRPHY_ADR_POWERDOWN_2", 0x4d2b0, 0 },
		{ "ADR_LANE_0_11_PD", 4, 12 },
		{ "ADR_LANE_12_15_PD", 0, 4 },
	{ "MC_DDRPHY_ADR_PLL_VREG_CONFIG_0", 0x4e0c0, 0 },
		{ "PLL_TUNE_0_2", 13, 3 },
		{ "PLL_TUNECP_0_2", 10, 3 },
		{ "PLL_TUNEF_0_5", 4, 6 },
		{ "PLL_TUNEVCO_0_1", 2, 2 },
		{ "PLL_PLLXTR_0_1", 0, 2 },
	{ "MC_DDRPHY_ADR_PLL_VREG_CONFIG_1", 0x4e0c4, 0 },
		{ "PLL_TUNETDIV_0_2", 13, 3 },
		{ "PLL_TUNEMDIV_0_1", 11, 2 },
		{ "PLL_TUNEATST", 10, 1 },
		{ "VREG_RANGE_0_1", 8, 2 },
		{ "VREG_VREGSPARE", 7, 1 },
		{ "VREG_VCCTUNE_0_1", 5, 2 },
		{ "INTERP_SIG_SLEW_0_3", 1, 4 },
		{ "ANALOG_WRAPON", 0, 1 },
	{ "MC_DDRPHY_ADR_SYSCLK_CNTL_PR", 0x4e0c8, 0 },
		{ "SYSCLK_ENABLE", 15, 1 },
		{ "SYSCLK_ROT_OVERRIDE", 8, 7 },
		{ "SYSCLK_ROT_OVERRIDE_EN", 7, 1 },
		{ "SYSCLK_PHASE_ALIGN_RESE", 6, 1 },
		{ "SYSCLK_PHASE_CNTL_EN", 5, 1 },
		{ "SYSCLK_PHASE_DEFAULT_EN", 4, 1 },
		{ "SYSCLK_POS_EDGE_ALIGN", 3, 1 },
		{ "CONTINUOUS_UPDATE", 2, 1 },
		{ "CE0DLTVCC", 0, 2 },
	{ "MC_DDRPHY_ADR_MCCLK_WRCLK_PR_STATIC_OFFSET", 0x4e0cc, 0 },
		{ "TSYS_WRCLK", 8, 7 },
	{ "MC_DDRPHY_ADR_SYSCLK_PR_VALUE_RO", 0x4e0d0, 0 },
		{ "SLEW_LATE_SAMPLE", 15, 1 },
		{ "SYSCLK_ROT", 8, 7 },
		{ "BB_LOCK", 7, 1 },
		{ "SLEW_EARLY_SAMPLE", 6, 1 },
		{ "SLEW_DONE_STATUS", 4, 2 },
		{ "SLEW_CNTL", 0, 4 },
	{ "MC_DDRPHY_ADR_GMTEST_ATEST_CNTL", 0x4e0d4, 0 },
		{ "FLUSH", 15, 1 },
		{ "GIANT_MUX_TEST_EN", 14, 1 },
		{ "GIANT_MUX_TEST_VAL", 13, 1 },
		{ "HS_PROBE_A_SEL_", 8, 4 },
		{ "HS_PROBE_B_SEL_", 4, 4 },
		{ "ATEST1CTL0", 3, 1 },
		{ "ATEST1CTL1", 2, 1 },
		{ "ATEST1CTL2", 1, 1 },
		{ "ATEST1CTL3", 0, 1 },
	{ "MC_DDRPHY_ADR_GIANT_MUX_RESULTS_A0", 0x4e0d8, 0 },
	{ "MC_DDRPHY_ADR_GIANT_MUX_RESULTS_A1", 0x4e0dc, 0 },
	{ "MC_DDRPHY_ADR_POWERDOWN_1", 0x4e0e0, 0 },
		{ "MASTER_PD_CNTL", 15, 1 },
		{ "ANALOG_INPUT_STAB2", 14, 1 },
		{ "ANALOG_INPUT_STAB1", 8, 1 },
		{ "SYSCLK_CLK_GATE", 6, 2 },
		{ "WR_FIFO_STAB", 5, 1 },
		{ "ADR_RX_PD", 4, 1 },
		{ "TX_TRISTATE_CNTL", 1, 1 },
		{ "DVCC_REG_PD", 0, 1 },
	{ "MC_DDRPHY_ADR_SLEW_CAL_CNTL", 0x4e0e4, 0 },
		{ "SLEW_CAL_ENABLE", 15, 1 },
		{ "SLEW_CAL_START", 14, 1 },
		{ "SLEW_CAL_OVERRIDE_EN", 12, 1 },
		{ "SLEW_CAL_OVERRIDE", 8, 4 },
		{ "SLEW_TARGET_PR_OFFSET", 0, 5 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE0", 0x4c000, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE1", 0x4c004, 0 },
		{ "DATA_BIT_ENABLE_16_23", 8, 8 },
		{ "DFT_FORCE_OUTPUTS", 7, 1 },
		{ "DFT_PRBS7_GEN_EN", 6, 1 },
		{ "WRAPSEL", 5, 1 },
		{ "MRS_CMD_DATA_N0", 3, 1 },
		{ "MRS_CMD_DATA_N1", 2, 1 },
		{ "MRS_CMD_DATA_N2", 1, 1 },
		{ "MRS_CMD_DATA_N3", 0, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE0_RP", 0x4c1f0, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE1_RP", 0x4c1f4, 0 },
		{ "DATA_BIT_DISABLE_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR0", 0x4c008, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR1", 0x4c00c, 0 },
		{ "DATA_BIT_DIR_16_23", 8, 8 },
		{ "WL_ADVANCE_DISABLE", 7, 1 },
		{ "DISABLE_PING_PONG", 6, 1 },
		{ "DELAY_PING_PONG_HALF", 5, 1 },
		{ "ADVANCE_PING_PONG", 4, 1 },
		{ "ATEST_MUX_CTL0", 3, 1 },
		{ "ATEST_MUX_CTL1", 2, 1 },
		{ "ATEST_MUX_CTL2", 1, 1 },
		{ "ATEST_MUX_CTL3", 0, 1 },
	{ "MC_DDRPHY_DP18_READ_CLOCK_RANK_PAIR", 0x4c010, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
	{ "MC_DDRPHY_DP18_WRCLK_EN_RP", 0x4c014, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
		{ "QUAD2_CLK18_BIT14", 1, 1 },
		{ "QUAD3_CLK18_BIT15", 0, 1 },
	{ "MC_DDRPHY_DP18_DQ_WR_OFFSET_RP", 0x4c1f8, 0 },
		{ "DQ_WR_OFFSET_N0", 12, 4 },
		{ "DQ_WR_OFFSET_N1", 8, 4 },
		{ "DQ_WR_OFFSET_N2", 4, 4 },
		{ "DQ_WR_OFFSET_N3", 0, 4 },
	{ "MC_DDRPHY_DP18_RX_PEAK_AMP", 0x4c018, 0 },
		{ "PEAK_AMP_CTL_SIDE0", 13, 3 },
		{ "PEAK_AMP_CTL_SIDE1", 9, 3 },
		{ "SxMCVREF_0_3", 4, 4 },
		{ "SxPODVREF", 3, 1 },
		{ "DISABLE_TERMINATION", 2, 1 },
		{ "READ_CENTERING_MODE", 0, 2 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR", 0x4c01c, 0 },
		{ "SYSCLK_ENABLE", 15, 1 },
		{ "SYSCLK_ROT_OVERRIDE", 8, 7 },
		{ "SYSCLK_ROT_OVERRIDE_EN", 7, 1 },
		{ "SYSCLK_PHASE_ALIGN_RESET", 6, 1 },
		{ "SYSCLK_PHASE_CNTL_EN", 5, 1 },
		{ "SYSCLK_PHASE_DEFAULT_EN", 4, 1 },
		{ "SYSCLK_POS_EDGE_ALIGN", 3, 1 },
		{ "CONTINUOUS_UPDATE", 2, 1 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR_VALUE", 0x4c1cc, 0 },
		{ "SYSCLK_ROT", 8, 7 },
	{ "MC_DDRPHY_DP18_WRCLK_PR", 0x4c1d0, 0 },
		{ "TSYS_WRCLK", 8, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR0_RANK_PAIR", 0x4c0c0, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR1_RANK_PAIR", 0x4c0c4, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQS_RD_PHASE_SELECT_RANK_PAIR", 0x4c024, 0 },
		{ "DQSCLK_SELECT0", 14, 2 },
		{ "RDCLK_SELECT0", 12, 2 },
		{ "DQSCLK_SELECT1", 10, 2 },
		{ "RDCLK_SELECT1", 8, 2 },
		{ "DQSCLK_SELECT2", 6, 2 },
		{ "RDCLK_SELECT2", 4, 2 },
		{ "DQSCLK_SELECT3", 2, 2 },
		{ "RDCLK_SELECT3", 0, 2 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN0_RANK_PAIR", 0x4c170, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN1_RANK_PAIR", 0x4c174, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_0_RP", 0x4c0e0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_1_RP", 0x4c0e4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_2_RP", 0x4c0e8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_3_RP", 0x4c0ec, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_4_RP", 0x4c0f0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_5_RP", 0x4c0f4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_6_RP", 0x4c0f8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_7_RP", 0x4c0fc, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_8_RP", 0x4c100, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_9_RP", 0x4c104, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_10_RP", 0x4c108, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_11_RP", 0x4c10c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_12_RP", 0x4c110, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_13_RP", 0x4c114, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_14_RP", 0x4c118, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_15_RP", 0x4c11c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_16_RP", 0x4c120, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_17_RP", 0x4c124, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_18_RP", 0x4c128, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_19_RP", 0x4c12c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_20_RP", 0x4c130, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_21_RP", 0x4c134, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_22_RP", 0x4c138, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_23_RP", 0x4c13c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_READ_DELAY0_RANK_PAIR", 0x4c140, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY1_RANK_PAIR", 0x4c144, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY2_RANK_PAIR", 0x4c148, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY3_RANK_PAIR", 0x4c14c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY4_RANK_PAIR", 0x4c150, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY5_RANK_PAIR", 0x4c154, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY6_RANK_PAIR", 0x4c158, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY7_RANK_PAIR", 0x4c15c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY8_RANK_PAIR", 0x4c160, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY9_RANK_PAIR", 0x4c164, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY10_RANK_PAIR", 0x4c168, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY11_RANK_PAIR", 0x4c16c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET0_RANK_PAIR", 0x4c030, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET1_RANK_PAIR", 0x4c034, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE0", 0x4c1c0, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE1", 0x4c1c4, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DQS_TIMING_REFERENCE", 0x4c1c8, 0 },
		{ "REFERENCE", 8, 7 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE0_RANK_PAIR", 0x4c180, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE1_RANK_PAIR", 0x4c184, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE2_RANK_PAIR", 0x4c188, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE3_RANK_PAIR", 0x4c18c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE4_RANK_PAIR", 0x4c190, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE5_RANK_PAIR", 0x4c194, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE6_RANK_PAIR", 0x4c198, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE7_RANK_PAIR", 0x4c19c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE8_RANK_PAIR", 0x4c1a0, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE9_RANK_PAIR", 0x4c1a4, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE10_RANK_PAIR", 0x4c1a8, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE11_RANK_PAIR", 0x4c1ac, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_DRIFT_LIMITS", 0x4c028, 0 },
		{ "MIN_RD_EYE_SIZE", 8, 6 },
		{ "MAX_DQS_DRIFT", 0, 6 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS0", 0x4c038, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS1", 0x4c03c, 0 },
		{ "LEADING_EDGE_NOT_FOUND_1", 8, 8 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS2", 0x4c040, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS3", 0x4c044, 0 },
		{ "TRAILING_EDGE_NOT_FOUND_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DQS_GATE_DELAY_RP", 0x4c04c, 0 },
		{ "DQS_GATE_DELAY_N0", 12, 3 },
		{ "DQS_GATE_DELAY_N1", 8, 3 },
		{ "DQS_GATE_DELAY_N2", 4, 3 },
		{ "DQS_GATE_DELAY_N3", 0, 3 },
	{ "MC_DDRPHY_DP18_RD_STATUS0", 0x4c050, 0 },
		{ "NO_EYE_DETECTED", 15, 1 },
		{ "LEADING_EDGE_FOUND", 14, 1 },
		{ "TRAILING_EDGE_FOUND", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3", 5, 1 },
		{ "EYE_CLIPPING", 4, 1 },
		{ "NO_DQS", 3, 1 },
		{ "NO_LOCK", 2, 1 },
		{ "DRIFT_ERROR", 1, 1 },
		{ "MIN_EYE", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_ERROR_MASK0", 0x4c054, 0 },
		{ "NO_EYE_DETECTED_MASK", 15, 1 },
		{ "LEADING_EDGE_FOUND_MASK", 14, 1 },
		{ "TRAILING_EDGE_FOUND_MASK", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0_MASK", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1_MASK", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2_MASK", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3_MASK", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0_MASK", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1_MASK", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2_MASK", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3_MASK", 5, 1 },
		{ "EYE_CLIPPING_MASK", 4, 1 },
		{ "NO_DQS_MASK", 3, 1 },
		{ "NO_LOCK_MASK", 2, 1 },
		{ "DRIFT_ERROR_MASK", 1, 1 },
		{ "MIN_EYE_MASK", 0, 1 },
	{ "MC_DDRPHY_DP18_WR_LVL_STATUS0", 0x4c05c, 0 },
		{ "CLK_LEVEL", 14, 2 },
		{ "FINE_STEPPING", 13, 1 },
		{ "DONE", 12, 1 },
		{ "WL_ERR_CLK16_ST", 11, 1 },
		{ "WL_ERR_CLK18_ST", 10, 1 },
		{ "WL_ERR_CLK20_ST", 9, 1 },
		{ "WL_ERR_CLK22_ST", 8, 1 },
		{ "ZERO_DETECTED", 7, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS0", 0x4c060, 0 },
		{ "BIT_CENTERED", 11, 5 },
		{ "SMALL_STEP_LEFT", 10, 1 },
		{ "BIG_STEP_RIGHT", 9, 1 },
		{ "MATCH_STEP_RIGHT", 8, 1 },
		{ "JUMP_BACK_RIGHT", 7, 1 },
		{ "SMALL_STEP_RIGHT", 6, 1 },
		{ "DDONE", 5, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS1", 0x4c064, 0 },
		{ "FW_LEFT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS2", 0x4c068, 0 },
		{ "FW_RIGHT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_ERROR0", 0x4c06c, 0 },
		{ "WL_ERR_CLK16", 15, 1 },
		{ "WL_ERR_CLK18", 14, 1 },
		{ "WL_ERR_CLK20", 13, 1 },
		{ "WL_ERR_CLK22", 12, 1 },
		{ "VALID_NS_BIG_L", 7, 1 },
		{ "INVALID_NS_SMALL_L", 6, 1 },
		{ "VALID_NS_BIG_R", 5, 1 },
		{ "INVALID_NS_BIG_R", 4, 1 },
		{ "VALID_NS_JUMP_BACK", 3, 1 },
		{ "INVALID_NS_SMALL_R", 2, 1 },
		{ "OFFSET_ERR", 1, 1 },
	{ "MC_DDRPHY_DP18_WR_ERROR_MASK0", 0x4c070, 0 },
		{ "WL_ERR_CLK16_MASK", 15, 1 },
		{ "WL_ERR_CLK18_MASK", 14, 1 },
		{ "WL_ERR_CLK20_MASK", 13, 1 },
		{ "WR_ERR_CLK22_MASK", 12, 1 },
		{ "VALID_NS_BIG_L_MASK", 7, 1 },
		{ "INVALID_NS_SMALL_L_MASK", 6, 1 },
		{ "VALID_NS_BIG_R_MASK", 5, 1 },
		{ "INVALID_NS_BIG_R_MASK", 4, 1 },
		{ "VALID_NS_JUMP_BACK_MASK", 3, 1 },
		{ "INVALID_NS_SMALL_R_MASK", 2, 1 },
		{ "OFFSET_ERR_MASK", 1, 1 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG0", 0x4c1d8, 0 },
		{ "PLL_TUNE_0_2", 13, 3 },
		{ "PLL_TUNECP_0_2", 10, 3 },
		{ "PLL_TUNEF_0_5", 4, 6 },
		{ "PLL_TUNEVCO_0_1", 2, 2 },
		{ "PLL_PLLXTR_0_1", 0, 2 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG1", 0x4c1dc, 0 },
		{ "PLL_TUNETDIV_0_2", 13, 3 },
		{ "PLL_TUNEMDIV_0_1", 11, 2 },
		{ "PLL_TUNEATST", 10, 1 },
		{ "VREG_RANGE_0_1", 8, 2 },
		{ "CE0DLTVCCA", 7, 1 },
		{ "VREG_VCCTUNE_0_1", 5, 2 },
		{ "CE0DLTVCCD1", 4, 1 },
		{ "CE0DLTVCCD2", 3, 1 },
		{ "S0INSDLYTAP", 2, 1 },
		{ "S1INSDLYTAP", 1, 1 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_SLICE", 0x4c1e0, 0 },
		{ "EN_SLICE_N_WR", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_TERM", 0x4c1e8, 0 },
		{ "EN_TERM_N_WR", 8, 8 },
		{ "EN_TERM_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_SLICE", 0x4c1e4, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_TERM", 0x4c1ec, 0 },
		{ "EN_TERM_P_WR", 8, 8 },
		{ "EN_TERM_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_CONFIG0", 0x4c1d4, 0 },
		{ "INTERP_SIG_SLEW", 12, 4 },
		{ "POST_CURSOR", 8, 4 },
		{ "SLEW_CTL", 4, 4 },
	{ "MC_DDRPHY_DP18_DFT_WRAP_STATUS", 0x4c074, 0 },
		{ "CHECKER_RESET", 14, 1 },
		{ "SYNC", 6, 6 },
		{ "ERROR", 0, 6 },
	{ "MC_DDRPHY_DP18_DFT_DIG_EYE", 0x4c020, 0 },
		{ "DIGITAL_EYE_EN", 15, 1 },
		{ "BUMP", 14, 1 },
		{ "TRIG_PERIOD", 13, 1 },
		{ "CNTL_POL", 12, 1 },
		{ "CNTL_SRC", 8, 1 },
		{ "DIGITAL_EYE_VALUE", 0, 8 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_0", 0x4c0c8, 0 },
		{ "MEMINTD00_POS", 14, 2 },
		{ "MEMINTD01_PO", 12, 2 },
		{ "MEMINTD02_POS", 10, 2 },
		{ "MEMINTD03_POS", 8, 2 },
		{ "MEMINTD04_POS", 6, 2 },
		{ "MEMINTD05_POS", 4, 2 },
		{ "MEMINTD06_POS", 2, 2 },
		{ "MEMINTD07_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_1", 0x4c0cc, 0 },
		{ "MEMINTD08_POS", 14, 2 },
		{ "MEMINTD09_POS", 12, 2 },
		{ "MEMINTD10_POS", 10, 2 },
		{ "MEMINTD11_POS", 8, 2 },
		{ "MEMINTD12_POS", 6, 2 },
		{ "MEMINTD13_POS", 4, 2 },
		{ "MEMINTD14_POS", 2, 2 },
		{ "MEMINTD15_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_2", 0x4c0d0, 0 },
		{ "MEMINTD16_POS", 14, 2 },
		{ "MEMINTD17_POS", 12, 2 },
		{ "MEMINTD18_POS", 10, 2 },
		{ "MEMINTD19_POS", 8, 2 },
		{ "MEMINTD20_POS", 6, 2 },
		{ "MEMINTD21_POS", 4, 2 },
		{ "MEMINTD22_POS", 2, 2 },
		{ "MEMINTD23_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG0", 0x4c078, 0 },
		{ "SYSCLK_RDCLK_OFFSET", 8, 7 },
		{ "SYSCLK_DQSCLK_OFFSET", 0, 7 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG1", 0x4c0d4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG2", 0x4c0d8, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG3", 0x4c1b4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG4", 0x4c1b8, 0 },
	{ "MC_DDRPHY_DP18_DQSCLK_OFFSET", 0x4c0dc, 0 },
		{ "DQS_OFFSET", 8, 7 },
	{ "MC_DDRPHY_DP18_DEBUG_SEL", 0x4c02c, 0 },
		{ "HS_PROBE_A_SEL", 11, 5 },
		{ "HS_PROBE_B_SEL", 6, 5 },
		{ "RD_DEBUG_SEL", 3, 3 },
		{ "WR_DEBUG_SEL", 0, 3 },
	{ "MC_DDRPHY_DP18_POWERDOWN_1", 0x4c1fc, 0 },
		{ "MASTER_PD_CNTL", 15, 1 },
		{ "ANALOG_INPUT_STAB2", 14, 1 },
		{ "EYEDAC_PD", 13, 1 },
		{ "ANALOG_OUTPUT_STAB", 9, 1 },
		{ "ANALOG_INPUT_STAB1", 8, 1 },
		{ "SYSCLK_CLK_GATE", 6, 2 },
		{ "WR_FIFO_STAB", 5, 1 },
		{ "ADR_RX_PD", 4, 1 },
		{ "DP18_RX_PD", 2, 2 },
		{ "TX_TRISTATE_CNTL", 1, 1 },
		{ "DVCC_REG_PD", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG5", 0x4c048, 0 },
		{ "DYN_POWER_CNTL_EN", 15, 1 },
		{ "DYN_MCTERM_CNTL_EN", 14, 1 },
		{ "DYN_RX_GATE_CNTL_EN", 13, 1 },
		{ "CALGATE_ON", 12, 1 },
		{ "PER_RDCLK_UPDATE_DIS", 11, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE0", 0x4c200, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE1", 0x4c204, 0 },
		{ "DATA_BIT_ENABLE_16_23", 8, 8 },
		{ "DFT_FORCE_OUTPUTS", 7, 1 },
		{ "DFT_PRBS7_GEN_EN", 6, 1 },
		{ "WRAPSEL", 5, 1 },
		{ "MRS_CMD_DATA_N0", 3, 1 },
		{ "MRS_CMD_DATA_N1", 2, 1 },
		{ "MRS_CMD_DATA_N2", 1, 1 },
		{ "MRS_CMD_DATA_N3", 0, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE0_RP", 0x4c3f0, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE1_RP", 0x4c3f4, 0 },
		{ "DATA_BIT_DISABLE_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR0", 0x4c208, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR1", 0x4c20c, 0 },
		{ "DATA_BIT_DIR_16_23", 8, 8 },
		{ "WL_ADVANCE_DISABLE", 7, 1 },
		{ "DISABLE_PING_PONG", 6, 1 },
		{ "DELAY_PING_PONG_HALF", 5, 1 },
		{ "ADVANCE_PING_PONG", 4, 1 },
		{ "ATEST_MUX_CTL0", 3, 1 },
		{ "ATEST_MUX_CTL1", 2, 1 },
		{ "ATEST_MUX_CTL2", 1, 1 },
		{ "ATEST_MUX_CTL3", 0, 1 },
	{ "MC_DDRPHY_DP18_READ_CLOCK_RANK_PAIR", 0x4c210, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
	{ "MC_DDRPHY_DP18_WRCLK_EN_RP", 0x4c214, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
		{ "QUAD2_CLK18_BIT14", 1, 1 },
		{ "QUAD3_CLK18_BIT15", 0, 1 },
	{ "MC_DDRPHY_DP18_DQ_WR_OFFSET_RP", 0x4c3f8, 0 },
		{ "DQ_WR_OFFSET_N0", 12, 4 },
		{ "DQ_WR_OFFSET_N1", 8, 4 },
		{ "DQ_WR_OFFSET_N2", 4, 4 },
		{ "DQ_WR_OFFSET_N3", 0, 4 },
	{ "MC_DDRPHY_DP18_RX_PEAK_AMP", 0x4c218, 0 },
		{ "PEAK_AMP_CTL_SIDE0", 13, 3 },
		{ "PEAK_AMP_CTL_SIDE1", 9, 3 },
		{ "SxMCVREF_0_3", 4, 4 },
		{ "SxPODVREF", 3, 1 },
		{ "DISABLE_TERMINATION", 2, 1 },
		{ "READ_CENTERING_MODE", 0, 2 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR", 0x4c21c, 0 },
		{ "SYSCLK_ENABLE", 15, 1 },
		{ "SYSCLK_ROT_OVERRIDE", 8, 7 },
		{ "SYSCLK_ROT_OVERRIDE_EN", 7, 1 },
		{ "SYSCLK_PHASE_ALIGN_RESET", 6, 1 },
		{ "SYSCLK_PHASE_CNTL_EN", 5, 1 },
		{ "SYSCLK_PHASE_DEFAULT_EN", 4, 1 },
		{ "SYSCLK_POS_EDGE_ALIGN", 3, 1 },
		{ "CONTINUOUS_UPDATE", 2, 1 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR_VALUE", 0x4c3cc, 0 },
		{ "SYSCLK_ROT", 8, 7 },
	{ "MC_DDRPHY_DP18_WRCLK_PR", 0x4c3d0, 0 },
		{ "TSYS_WRCLK", 8, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR0_RANK_PAIR", 0x4c2c0, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR1_RANK_PAIR", 0x4c2c4, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQS_RD_PHASE_SELECT_RANK_PAIR", 0x4c224, 0 },
		{ "DQSCLK_SELECT0", 14, 2 },
		{ "RDCLK_SELECT0", 12, 2 },
		{ "DQSCLK_SELECT1", 10, 2 },
		{ "RDCLK_SELECT1", 8, 2 },
		{ "DQSCLK_SELECT2", 6, 2 },
		{ "RDCLK_SELECT2", 4, 2 },
		{ "DQSCLK_SELECT3", 2, 2 },
		{ "RDCLK_SELECT3", 0, 2 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN0_RANK_PAIR", 0x4c370, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN1_RANK_PAIR", 0x4c374, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_0_RP", 0x4c2e0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_1_RP", 0x4c2e4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_2_RP", 0x4c2e8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_3_RP", 0x4c2ec, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_4_RP", 0x4c2f0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_5_RP", 0x4c2f4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_6_RP", 0x4c2f8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_7_RP", 0x4c2fc, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_8_RP", 0x4c300, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_9_RP", 0x4c304, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_10_RP", 0x4c308, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_11_RP", 0x4c30c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_12_RP", 0x4c310, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_13_RP", 0x4c314, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_14_RP", 0x4c318, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_15_RP", 0x4c31c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_16_RP", 0x4c320, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_17_RP", 0x4c324, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_18_RP", 0x4c328, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_19_RP", 0x4c32c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_20_RP", 0x4c330, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_21_RP", 0x4c334, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_22_RP", 0x4c338, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_23_RP", 0x4c33c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_READ_DELAY0_RANK_PAIR", 0x4c340, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY1_RANK_PAIR", 0x4c344, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY2_RANK_PAIR", 0x4c348, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY3_RANK_PAIR", 0x4c34c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY4_RANK_PAIR", 0x4c350, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY5_RANK_PAIR", 0x4c354, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY6_RANK_PAIR", 0x4c358, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY7_RANK_PAIR", 0x4c35c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY8_RANK_PAIR", 0x4c360, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY9_RANK_PAIR", 0x4c364, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY10_RANK_PAIR", 0x4c368, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY11_RANK_PAIR", 0x4c36c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET0_RANK_PAIR", 0x4c230, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET1_RANK_PAIR", 0x4c234, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE0", 0x4c3c0, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE1", 0x4c3c4, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DQS_TIMING_REFERENCE", 0x4c3c8, 0 },
		{ "REFERENCE", 8, 7 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE0_RANK_PAIR", 0x4c380, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE1_RANK_PAIR", 0x4c384, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE2_RANK_PAIR", 0x4c388, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE3_RANK_PAIR", 0x4c38c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE4_RANK_PAIR", 0x4c390, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE5_RANK_PAIR", 0x4c394, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE6_RANK_PAIR", 0x4c398, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE7_RANK_PAIR", 0x4c39c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE8_RANK_PAIR", 0x4c3a0, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE9_RANK_PAIR", 0x4c3a4, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE10_RANK_PAIR", 0x4c3a8, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE11_RANK_PAIR", 0x4c3ac, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_DRIFT_LIMITS", 0x4c228, 0 },
		{ "MIN_RD_EYE_SIZE", 8, 6 },
		{ "MAX_DQS_DRIFT", 0, 6 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS0", 0x4c238, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS1", 0x4c23c, 0 },
		{ "LEADING_EDGE_NOT_FOUND_1", 8, 8 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS2", 0x4c240, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS3", 0x4c244, 0 },
		{ "TRAILING_EDGE_NOT_FOUND_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DQS_GATE_DELAY_RP", 0x4c24c, 0 },
		{ "DQS_GATE_DELAY_N0", 12, 3 },
		{ "DQS_GATE_DELAY_N1", 8, 3 },
		{ "DQS_GATE_DELAY_N2", 4, 3 },
		{ "DQS_GATE_DELAY_N3", 0, 3 },
	{ "MC_DDRPHY_DP18_RD_STATUS0", 0x4c250, 0 },
		{ "NO_EYE_DETECTED", 15, 1 },
		{ "LEADING_EDGE_FOUND", 14, 1 },
		{ "TRAILING_EDGE_FOUND", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3", 5, 1 },
		{ "EYE_CLIPPING", 4, 1 },
		{ "NO_DQS", 3, 1 },
		{ "NO_LOCK", 2, 1 },
		{ "DRIFT_ERROR", 1, 1 },
		{ "MIN_EYE", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_ERROR_MASK0", 0x4c254, 0 },
		{ "NO_EYE_DETECTED_MASK", 15, 1 },
		{ "LEADING_EDGE_FOUND_MASK", 14, 1 },
		{ "TRAILING_EDGE_FOUND_MASK", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0_MASK", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1_MASK", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2_MASK", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3_MASK", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0_MASK", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1_MASK", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2_MASK", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3_MASK", 5, 1 },
		{ "EYE_CLIPPING_MASK", 4, 1 },
		{ "NO_DQS_MASK", 3, 1 },
		{ "NO_LOCK_MASK", 2, 1 },
		{ "DRIFT_ERROR_MASK", 1, 1 },
		{ "MIN_EYE_MASK", 0, 1 },
	{ "MC_DDRPHY_DP18_WR_LVL_STATUS0", 0x4c25c, 0 },
		{ "CLK_LEVEL", 14, 2 },
		{ "FINE_STEPPING", 13, 1 },
		{ "DONE", 12, 1 },
		{ "WL_ERR_CLK16_ST", 11, 1 },
		{ "WL_ERR_CLK18_ST", 10, 1 },
		{ "WL_ERR_CLK20_ST", 9, 1 },
		{ "WL_ERR_CLK22_ST", 8, 1 },
		{ "ZERO_DETECTED", 7, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS0", 0x4c260, 0 },
		{ "BIT_CENTERED", 11, 5 },
		{ "SMALL_STEP_LEFT", 10, 1 },
		{ "BIG_STEP_RIGHT", 9, 1 },
		{ "MATCH_STEP_RIGHT", 8, 1 },
		{ "JUMP_BACK_RIGHT", 7, 1 },
		{ "SMALL_STEP_RIGHT", 6, 1 },
		{ "DDONE", 5, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS1", 0x4c264, 0 },
		{ "FW_LEFT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS2", 0x4c268, 0 },
		{ "FW_RIGHT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_ERROR0", 0x4c26c, 0 },
		{ "WL_ERR_CLK16", 15, 1 },
		{ "WL_ERR_CLK18", 14, 1 },
		{ "WL_ERR_CLK20", 13, 1 },
		{ "WL_ERR_CLK22", 12, 1 },
		{ "VALID_NS_BIG_L", 7, 1 },
		{ "INVALID_NS_SMALL_L", 6, 1 },
		{ "VALID_NS_BIG_R", 5, 1 },
		{ "INVALID_NS_BIG_R", 4, 1 },
		{ "VALID_NS_JUMP_BACK", 3, 1 },
		{ "INVALID_NS_SMALL_R", 2, 1 },
		{ "OFFSET_ERR", 1, 1 },
	{ "MC_DDRPHY_DP18_WR_ERROR_MASK0", 0x4c270, 0 },
		{ "WL_ERR_CLK16_MASK", 15, 1 },
		{ "WL_ERR_CLK18_MASK", 14, 1 },
		{ "WL_ERR_CLK20_MASK", 13, 1 },
		{ "WR_ERR_CLK22_MASK", 12, 1 },
		{ "VALID_NS_BIG_L_MASK", 7, 1 },
		{ "INVALID_NS_SMALL_L_MASK", 6, 1 },
		{ "VALID_NS_BIG_R_MASK", 5, 1 },
		{ "INVALID_NS_BIG_R_MASK", 4, 1 },
		{ "VALID_NS_JUMP_BACK_MASK", 3, 1 },
		{ "INVALID_NS_SMALL_R_MASK", 2, 1 },
		{ "OFFSET_ERR_MASK", 1, 1 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG0", 0x4c3d8, 0 },
		{ "PLL_TUNE_0_2", 13, 3 },
		{ "PLL_TUNECP_0_2", 10, 3 },
		{ "PLL_TUNEF_0_5", 4, 6 },
		{ "PLL_TUNEVCO_0_1", 2, 2 },
		{ "PLL_PLLXTR_0_1", 0, 2 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG1", 0x4c3dc, 0 },
		{ "PLL_TUNETDIV_0_2", 13, 3 },
		{ "PLL_TUNEMDIV_0_1", 11, 2 },
		{ "PLL_TUNEATST", 10, 1 },
		{ "VREG_RANGE_0_1", 8, 2 },
		{ "CE0DLTVCCA", 7, 1 },
		{ "VREG_VCCTUNE_0_1", 5, 2 },
		{ "CE0DLTVCCD1", 4, 1 },
		{ "CE0DLTVCCD2", 3, 1 },
		{ "S0INSDLYTAP", 2, 1 },
		{ "S1INSDLYTAP", 1, 1 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_SLICE", 0x4c3e0, 0 },
		{ "EN_SLICE_N_WR", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_TERM", 0x4c3e8, 0 },
		{ "EN_TERM_N_WR", 8, 8 },
		{ "EN_TERM_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_SLICE", 0x4c3e4, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_TERM", 0x4c3ec, 0 },
		{ "EN_TERM_P_WR", 8, 8 },
		{ "EN_TERM_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_CONFIG0", 0x4c3d4, 0 },
		{ "INTERP_SIG_SLEW", 12, 4 },
		{ "POST_CURSOR", 8, 4 },
		{ "SLEW_CTL", 4, 4 },
	{ "MC_DDRPHY_DP18_DFT_WRAP_STATUS", 0x4c274, 0 },
		{ "CHECKER_RESET", 14, 1 },
		{ "SYNC", 6, 6 },
		{ "ERROR", 0, 6 },
	{ "MC_DDRPHY_DP18_DFT_DIG_EYE", 0x4c220, 0 },
		{ "DIGITAL_EYE_EN", 15, 1 },
		{ "BUMP", 14, 1 },
		{ "TRIG_PERIOD", 13, 1 },
		{ "CNTL_POL", 12, 1 },
		{ "CNTL_SRC", 8, 1 },
		{ "DIGITAL_EYE_VALUE", 0, 8 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_0", 0x4c2c8, 0 },
		{ "MEMINTD00_POS", 14, 2 },
		{ "MEMINTD01_PO", 12, 2 },
		{ "MEMINTD02_POS", 10, 2 },
		{ "MEMINTD03_POS", 8, 2 },
		{ "MEMINTD04_POS", 6, 2 },
		{ "MEMINTD05_POS", 4, 2 },
		{ "MEMINTD06_POS", 2, 2 },
		{ "MEMINTD07_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_1", 0x4c2cc, 0 },
		{ "MEMINTD08_POS", 14, 2 },
		{ "MEMINTD09_POS", 12, 2 },
		{ "MEMINTD10_POS", 10, 2 },
		{ "MEMINTD11_POS", 8, 2 },
		{ "MEMINTD12_POS", 6, 2 },
		{ "MEMINTD13_POS", 4, 2 },
		{ "MEMINTD14_POS", 2, 2 },
		{ "MEMINTD15_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_2", 0x4c2d0, 0 },
		{ "MEMINTD16_POS", 14, 2 },
		{ "MEMINTD17_POS", 12, 2 },
		{ "MEMINTD18_POS", 10, 2 },
		{ "MEMINTD19_POS", 8, 2 },
		{ "MEMINTD20_POS", 6, 2 },
		{ "MEMINTD21_POS", 4, 2 },
		{ "MEMINTD22_POS", 2, 2 },
		{ "MEMINTD23_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG0", 0x4c278, 0 },
		{ "SYSCLK_RDCLK_OFFSET", 8, 7 },
		{ "SYSCLK_DQSCLK_OFFSET", 0, 7 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG1", 0x4c2d4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG2", 0x4c2d8, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG3", 0x4c3b4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG4", 0x4c3b8, 0 },
	{ "MC_DDRPHY_DP18_DQSCLK_OFFSET", 0x4c2dc, 0 },
		{ "DQS_OFFSET", 8, 7 },
	{ "MC_DDRPHY_DP18_DEBUG_SEL", 0x4c22c, 0 },
		{ "HS_PROBE_A_SEL", 11, 5 },
		{ "HS_PROBE_B_SEL", 6, 5 },
		{ "RD_DEBUG_SEL", 3, 3 },
		{ "WR_DEBUG_SEL", 0, 3 },
	{ "MC_DDRPHY_DP18_POWERDOWN_1", 0x4c3fc, 0 },
		{ "MASTER_PD_CNTL", 15, 1 },
		{ "ANALOG_INPUT_STAB2", 14, 1 },
		{ "EYEDAC_PD", 13, 1 },
		{ "ANALOG_OUTPUT_STAB", 9, 1 },
		{ "ANALOG_INPUT_STAB1", 8, 1 },
		{ "SYSCLK_CLK_GATE", 6, 2 },
		{ "WR_FIFO_STAB", 5, 1 },
		{ "ADR_RX_PD", 4, 1 },
		{ "DP18_RX_PD", 2, 2 },
		{ "TX_TRISTATE_CNTL", 1, 1 },
		{ "DVCC_REG_PD", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG5", 0x4c248, 0 },
		{ "DYN_POWER_CNTL_EN", 15, 1 },
		{ "DYN_MCTERM_CNTL_EN", 14, 1 },
		{ "DYN_RX_GATE_CNTL_EN", 13, 1 },
		{ "CALGATE_ON", 12, 1 },
		{ "PER_RDCLK_UPDATE_DIS", 11, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE0", 0x4c400, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE1", 0x4c404, 0 },
		{ "DATA_BIT_ENABLE_16_23", 8, 8 },
		{ "DFT_FORCE_OUTPUTS", 7, 1 },
		{ "DFT_PRBS7_GEN_EN", 6, 1 },
		{ "WRAPSEL", 5, 1 },
		{ "MRS_CMD_DATA_N0", 3, 1 },
		{ "MRS_CMD_DATA_N1", 2, 1 },
		{ "MRS_CMD_DATA_N2", 1, 1 },
		{ "MRS_CMD_DATA_N3", 0, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE0_RP", 0x4c5f0, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE1_RP", 0x4c5f4, 0 },
		{ "DATA_BIT_DISABLE_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR0", 0x4c408, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR1", 0x4c40c, 0 },
		{ "DATA_BIT_DIR_16_23", 8, 8 },
		{ "WL_ADVANCE_DISABLE", 7, 1 },
		{ "DISABLE_PING_PONG", 6, 1 },
		{ "DELAY_PING_PONG_HALF", 5, 1 },
		{ "ADVANCE_PING_PONG", 4, 1 },
		{ "ATEST_MUX_CTL0", 3, 1 },
		{ "ATEST_MUX_CTL1", 2, 1 },
		{ "ATEST_MUX_CTL2", 1, 1 },
		{ "ATEST_MUX_CTL3", 0, 1 },
	{ "MC_DDRPHY_DP18_READ_CLOCK_RANK_PAIR", 0x4c410, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
	{ "MC_DDRPHY_DP18_WRCLK_EN_RP", 0x4c414, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
		{ "QUAD2_CLK18_BIT14", 1, 1 },
		{ "QUAD3_CLK18_BIT15", 0, 1 },
	{ "MC_DDRPHY_DP18_DQ_WR_OFFSET_RP", 0x4c5f8, 0 },
		{ "DQ_WR_OFFSET_N0", 12, 4 },
		{ "DQ_WR_OFFSET_N1", 8, 4 },
		{ "DQ_WR_OFFSET_N2", 4, 4 },
		{ "DQ_WR_OFFSET_N3", 0, 4 },
	{ "MC_DDRPHY_DP18_RX_PEAK_AMP", 0x4c418, 0 },
		{ "PEAK_AMP_CTL_SIDE0", 13, 3 },
		{ "PEAK_AMP_CTL_SIDE1", 9, 3 },
		{ "SxMCVREF_0_3", 4, 4 },
		{ "SxPODVREF", 3, 1 },
		{ "DISABLE_TERMINATION", 2, 1 },
		{ "READ_CENTERING_MODE", 0, 2 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR", 0x4c41c, 0 },
		{ "SYSCLK_ENABLE", 15, 1 },
		{ "SYSCLK_ROT_OVERRIDE", 8, 7 },
		{ "SYSCLK_ROT_OVERRIDE_EN", 7, 1 },
		{ "SYSCLK_PHASE_ALIGN_RESET", 6, 1 },
		{ "SYSCLK_PHASE_CNTL_EN", 5, 1 },
		{ "SYSCLK_PHASE_DEFAULT_EN", 4, 1 },
		{ "SYSCLK_POS_EDGE_ALIGN", 3, 1 },
		{ "CONTINUOUS_UPDATE", 2, 1 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR_VALUE", 0x4c5cc, 0 },
		{ "SYSCLK_ROT", 8, 7 },
	{ "MC_DDRPHY_DP18_WRCLK_PR", 0x4c5d0, 0 },
		{ "TSYS_WRCLK", 8, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR0_RANK_PAIR", 0x4c4c0, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR1_RANK_PAIR", 0x4c4c4, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQS_RD_PHASE_SELECT_RANK_PAIR", 0x4c424, 0 },
		{ "DQSCLK_SELECT0", 14, 2 },
		{ "RDCLK_SELECT0", 12, 2 },
		{ "DQSCLK_SELECT1", 10, 2 },
		{ "RDCLK_SELECT1", 8, 2 },
		{ "DQSCLK_SELECT2", 6, 2 },
		{ "RDCLK_SELECT2", 4, 2 },
		{ "DQSCLK_SELECT3", 2, 2 },
		{ "RDCLK_SELECT3", 0, 2 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN0_RANK_PAIR", 0x4c570, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN1_RANK_PAIR", 0x4c574, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_0_RP", 0x4c4e0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_1_RP", 0x4c4e4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_2_RP", 0x4c4e8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_3_RP", 0x4c4ec, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_4_RP", 0x4c4f0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_5_RP", 0x4c4f4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_6_RP", 0x4c4f8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_7_RP", 0x4c4fc, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_8_RP", 0x4c500, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_9_RP", 0x4c504, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_10_RP", 0x4c508, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_11_RP", 0x4c50c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_12_RP", 0x4c510, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_13_RP", 0x4c514, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_14_RP", 0x4c518, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_15_RP", 0x4c51c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_16_RP", 0x4c520, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_17_RP", 0x4c524, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_18_RP", 0x4c528, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_19_RP", 0x4c52c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_20_RP", 0x4c530, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_21_RP", 0x4c534, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_22_RP", 0x4c538, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_23_RP", 0x4c53c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_READ_DELAY0_RANK_PAIR", 0x4c540, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY1_RANK_PAIR", 0x4c544, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY2_RANK_PAIR", 0x4c548, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY3_RANK_PAIR", 0x4c54c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY4_RANK_PAIR", 0x4c550, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY5_RANK_PAIR", 0x4c554, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY6_RANK_PAIR", 0x4c558, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY7_RANK_PAIR", 0x4c55c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY8_RANK_PAIR", 0x4c560, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY9_RANK_PAIR", 0x4c564, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY10_RANK_PAIR", 0x4c568, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY11_RANK_PAIR", 0x4c56c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET0_RANK_PAIR", 0x4c430, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET1_RANK_PAIR", 0x4c434, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE0", 0x4c5c0, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE1", 0x4c5c4, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DQS_TIMING_REFERENCE", 0x4c5c8, 0 },
		{ "REFERENCE", 8, 7 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE0_RANK_PAIR", 0x4c580, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE1_RANK_PAIR", 0x4c584, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE2_RANK_PAIR", 0x4c588, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE3_RANK_PAIR", 0x4c58c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE4_RANK_PAIR", 0x4c590, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE5_RANK_PAIR", 0x4c594, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE6_RANK_PAIR", 0x4c598, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE7_RANK_PAIR", 0x4c59c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE8_RANK_PAIR", 0x4c5a0, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE9_RANK_PAIR", 0x4c5a4, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE10_RANK_PAIR", 0x4c5a8, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE11_RANK_PAIR", 0x4c5ac, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_DRIFT_LIMITS", 0x4c428, 0 },
		{ "MIN_RD_EYE_SIZE", 8, 6 },
		{ "MAX_DQS_DRIFT", 0, 6 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS0", 0x4c438, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS1", 0x4c43c, 0 },
		{ "LEADING_EDGE_NOT_FOUND_1", 8, 8 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS2", 0x4c440, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS3", 0x4c444, 0 },
		{ "TRAILING_EDGE_NOT_FOUND_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DQS_GATE_DELAY_RP", 0x4c44c, 0 },
		{ "DQS_GATE_DELAY_N0", 12, 3 },
		{ "DQS_GATE_DELAY_N1", 8, 3 },
		{ "DQS_GATE_DELAY_N2", 4, 3 },
		{ "DQS_GATE_DELAY_N3", 0, 3 },
	{ "MC_DDRPHY_DP18_RD_STATUS0", 0x4c450, 0 },
		{ "NO_EYE_DETECTED", 15, 1 },
		{ "LEADING_EDGE_FOUND", 14, 1 },
		{ "TRAILING_EDGE_FOUND", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3", 5, 1 },
		{ "EYE_CLIPPING", 4, 1 },
		{ "NO_DQS", 3, 1 },
		{ "NO_LOCK", 2, 1 },
		{ "DRIFT_ERROR", 1, 1 },
		{ "MIN_EYE", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_ERROR_MASK0", 0x4c454, 0 },
		{ "NO_EYE_DETECTED_MASK", 15, 1 },
		{ "LEADING_EDGE_FOUND_MASK", 14, 1 },
		{ "TRAILING_EDGE_FOUND_MASK", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0_MASK", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1_MASK", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2_MASK", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3_MASK", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0_MASK", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1_MASK", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2_MASK", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3_MASK", 5, 1 },
		{ "EYE_CLIPPING_MASK", 4, 1 },
		{ "NO_DQS_MASK", 3, 1 },
		{ "NO_LOCK_MASK", 2, 1 },
		{ "DRIFT_ERROR_MASK", 1, 1 },
		{ "MIN_EYE_MASK", 0, 1 },
	{ "MC_DDRPHY_DP18_WR_LVL_STATUS0", 0x4c45c, 0 },
		{ "CLK_LEVEL", 14, 2 },
		{ "FINE_STEPPING", 13, 1 },
		{ "DONE", 12, 1 },
		{ "WL_ERR_CLK16_ST", 11, 1 },
		{ "WL_ERR_CLK18_ST", 10, 1 },
		{ "WL_ERR_CLK20_ST", 9, 1 },
		{ "WL_ERR_CLK22_ST", 8, 1 },
		{ "ZERO_DETECTED", 7, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS0", 0x4c460, 0 },
		{ "BIT_CENTERED", 11, 5 },
		{ "SMALL_STEP_LEFT", 10, 1 },
		{ "BIG_STEP_RIGHT", 9, 1 },
		{ "MATCH_STEP_RIGHT", 8, 1 },
		{ "JUMP_BACK_RIGHT", 7, 1 },
		{ "SMALL_STEP_RIGHT", 6, 1 },
		{ "DDONE", 5, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS1", 0x4c464, 0 },
		{ "FW_LEFT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS2", 0x4c468, 0 },
		{ "FW_RIGHT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_ERROR0", 0x4c46c, 0 },
		{ "WL_ERR_CLK16", 15, 1 },
		{ "WL_ERR_CLK18", 14, 1 },
		{ "WL_ERR_CLK20", 13, 1 },
		{ "WL_ERR_CLK22", 12, 1 },
		{ "VALID_NS_BIG_L", 7, 1 },
		{ "INVALID_NS_SMALL_L", 6, 1 },
		{ "VALID_NS_BIG_R", 5, 1 },
		{ "INVALID_NS_BIG_R", 4, 1 },
		{ "VALID_NS_JUMP_BACK", 3, 1 },
		{ "INVALID_NS_SMALL_R", 2, 1 },
		{ "OFFSET_ERR", 1, 1 },
	{ "MC_DDRPHY_DP18_WR_ERROR_MASK0", 0x4c470, 0 },
		{ "WL_ERR_CLK16_MASK", 15, 1 },
		{ "WL_ERR_CLK18_MASK", 14, 1 },
		{ "WL_ERR_CLK20_MASK", 13, 1 },
		{ "WR_ERR_CLK22_MASK", 12, 1 },
		{ "VALID_NS_BIG_L_MASK", 7, 1 },
		{ "INVALID_NS_SMALL_L_MASK", 6, 1 },
		{ "VALID_NS_BIG_R_MASK", 5, 1 },
		{ "INVALID_NS_BIG_R_MASK", 4, 1 },
		{ "VALID_NS_JUMP_BACK_MASK", 3, 1 },
		{ "INVALID_NS_SMALL_R_MASK", 2, 1 },
		{ "OFFSET_ERR_MASK", 1, 1 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG0", 0x4c5d8, 0 },
		{ "PLL_TUNE_0_2", 13, 3 },
		{ "PLL_TUNECP_0_2", 10, 3 },
		{ "PLL_TUNEF_0_5", 4, 6 },
		{ "PLL_TUNEVCO_0_1", 2, 2 },
		{ "PLL_PLLXTR_0_1", 0, 2 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG1", 0x4c5dc, 0 },
		{ "PLL_TUNETDIV_0_2", 13, 3 },
		{ "PLL_TUNEMDIV_0_1", 11, 2 },
		{ "PLL_TUNEATST", 10, 1 },
		{ "VREG_RANGE_0_1", 8, 2 },
		{ "CE0DLTVCCA", 7, 1 },
		{ "VREG_VCCTUNE_0_1", 5, 2 },
		{ "CE0DLTVCCD1", 4, 1 },
		{ "CE0DLTVCCD2", 3, 1 },
		{ "S0INSDLYTAP", 2, 1 },
		{ "S1INSDLYTAP", 1, 1 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_SLICE", 0x4c5e0, 0 },
		{ "EN_SLICE_N_WR", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_TERM", 0x4c5e8, 0 },
		{ "EN_TERM_N_WR", 8, 8 },
		{ "EN_TERM_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_SLICE", 0x4c5e4, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_TERM", 0x4c5ec, 0 },
		{ "EN_TERM_P_WR", 8, 8 },
		{ "EN_TERM_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_CONFIG0", 0x4c5d4, 0 },
		{ "INTERP_SIG_SLEW", 12, 4 },
		{ "POST_CURSOR", 8, 4 },
		{ "SLEW_CTL", 4, 4 },
	{ "MC_DDRPHY_DP18_DFT_WRAP_STATUS", 0x4c474, 0 },
		{ "CHECKER_RESET", 14, 1 },
		{ "SYNC", 6, 6 },
		{ "ERROR", 0, 6 },
	{ "MC_DDRPHY_DP18_DFT_DIG_EYE", 0x4c420, 0 },
		{ "DIGITAL_EYE_EN", 15, 1 },
		{ "BUMP", 14, 1 },
		{ "TRIG_PERIOD", 13, 1 },
		{ "CNTL_POL", 12, 1 },
		{ "CNTL_SRC", 8, 1 },
		{ "DIGITAL_EYE_VALUE", 0, 8 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_0", 0x4c4c8, 0 },
		{ "MEMINTD00_POS", 14, 2 },
		{ "MEMINTD01_PO", 12, 2 },
		{ "MEMINTD02_POS", 10, 2 },
		{ "MEMINTD03_POS", 8, 2 },
		{ "MEMINTD04_POS", 6, 2 },
		{ "MEMINTD05_POS", 4, 2 },
		{ "MEMINTD06_POS", 2, 2 },
		{ "MEMINTD07_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_1", 0x4c4cc, 0 },
		{ "MEMINTD08_POS", 14, 2 },
		{ "MEMINTD09_POS", 12, 2 },
		{ "MEMINTD10_POS", 10, 2 },
		{ "MEMINTD11_POS", 8, 2 },
		{ "MEMINTD12_POS", 6, 2 },
		{ "MEMINTD13_POS", 4, 2 },
		{ "MEMINTD14_POS", 2, 2 },
		{ "MEMINTD15_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_2", 0x4c4d0, 0 },
		{ "MEMINTD16_POS", 14, 2 },
		{ "MEMINTD17_POS", 12, 2 },
		{ "MEMINTD18_POS", 10, 2 },
		{ "MEMINTD19_POS", 8, 2 },
		{ "MEMINTD20_POS", 6, 2 },
		{ "MEMINTD21_POS", 4, 2 },
		{ "MEMINTD22_POS", 2, 2 },
		{ "MEMINTD23_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG0", 0x4c478, 0 },
		{ "SYSCLK_RDCLK_OFFSET", 8, 7 },
		{ "SYSCLK_DQSCLK_OFFSET", 0, 7 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG1", 0x4c4d4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG2", 0x4c4d8, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG3", 0x4c5b4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG4", 0x4c5b8, 0 },
	{ "MC_DDRPHY_DP18_DQSCLK_OFFSET", 0x4c4dc, 0 },
		{ "DQS_OFFSET", 8, 7 },
	{ "MC_DDRPHY_DP18_DEBUG_SEL", 0x4c42c, 0 },
		{ "HS_PROBE_A_SEL", 11, 5 },
		{ "HS_PROBE_B_SEL", 6, 5 },
		{ "RD_DEBUG_SEL", 3, 3 },
		{ "WR_DEBUG_SEL", 0, 3 },
	{ "MC_DDRPHY_DP18_POWERDOWN_1", 0x4c5fc, 0 },
		{ "MASTER_PD_CNTL", 15, 1 },
		{ "ANALOG_INPUT_STAB2", 14, 1 },
		{ "EYEDAC_PD", 13, 1 },
		{ "ANALOG_OUTPUT_STAB", 9, 1 },
		{ "ANALOG_INPUT_STAB1", 8, 1 },
		{ "SYSCLK_CLK_GATE", 6, 2 },
		{ "WR_FIFO_STAB", 5, 1 },
		{ "ADR_RX_PD", 4, 1 },
		{ "DP18_RX_PD", 2, 2 },
		{ "TX_TRISTATE_CNTL", 1, 1 },
		{ "DVCC_REG_PD", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG5", 0x4c448, 0 },
		{ "DYN_POWER_CNTL_EN", 15, 1 },
		{ "DYN_MCTERM_CNTL_EN", 14, 1 },
		{ "DYN_RX_GATE_CNTL_EN", 13, 1 },
		{ "CALGATE_ON", 12, 1 },
		{ "PER_RDCLK_UPDATE_DIS", 11, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE0", 0x4c600, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE1", 0x4c604, 0 },
		{ "DATA_BIT_ENABLE_16_23", 8, 8 },
		{ "DFT_FORCE_OUTPUTS", 7, 1 },
		{ "DFT_PRBS7_GEN_EN", 6, 1 },
		{ "WRAPSEL", 5, 1 },
		{ "MRS_CMD_DATA_N0", 3, 1 },
		{ "MRS_CMD_DATA_N1", 2, 1 },
		{ "MRS_CMD_DATA_N2", 1, 1 },
		{ "MRS_CMD_DATA_N3", 0, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE0_RP", 0x4c7f0, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE1_RP", 0x4c7f4, 0 },
		{ "DATA_BIT_DISABLE_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR0", 0x4c608, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR1", 0x4c60c, 0 },
		{ "DATA_BIT_DIR_16_23", 8, 8 },
		{ "WL_ADVANCE_DISABLE", 7, 1 },
		{ "DISABLE_PING_PONG", 6, 1 },
		{ "DELAY_PING_PONG_HALF", 5, 1 },
		{ "ADVANCE_PING_PONG", 4, 1 },
		{ "ATEST_MUX_CTL0", 3, 1 },
		{ "ATEST_MUX_CTL1", 2, 1 },
		{ "ATEST_MUX_CTL2", 1, 1 },
		{ "ATEST_MUX_CTL3", 0, 1 },
	{ "MC_DDRPHY_DP18_READ_CLOCK_RANK_PAIR", 0x4c610, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
	{ "MC_DDRPHY_DP18_WRCLK_EN_RP", 0x4c614, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
		{ "QUAD2_CLK18_BIT14", 1, 1 },
		{ "QUAD3_CLK18_BIT15", 0, 1 },
	{ "MC_DDRPHY_DP18_DQ_WR_OFFSET_RP", 0x4c7f8, 0 },
		{ "DQ_WR_OFFSET_N0", 12, 4 },
		{ "DQ_WR_OFFSET_N1", 8, 4 },
		{ "DQ_WR_OFFSET_N2", 4, 4 },
		{ "DQ_WR_OFFSET_N3", 0, 4 },
	{ "MC_DDRPHY_DP18_RX_PEAK_AMP", 0x4c618, 0 },
		{ "PEAK_AMP_CTL_SIDE0", 13, 3 },
		{ "PEAK_AMP_CTL_SIDE1", 9, 3 },
		{ "SxMCVREF_0_3", 4, 4 },
		{ "SxPODVREF", 3, 1 },
		{ "DISABLE_TERMINATION", 2, 1 },
		{ "READ_CENTERING_MODE", 0, 2 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR", 0x4c61c, 0 },
		{ "SYSCLK_ENABLE", 15, 1 },
		{ "SYSCLK_ROT_OVERRIDE", 8, 7 },
		{ "SYSCLK_ROT_OVERRIDE_EN", 7, 1 },
		{ "SYSCLK_PHASE_ALIGN_RESET", 6, 1 },
		{ "SYSCLK_PHASE_CNTL_EN", 5, 1 },
		{ "SYSCLK_PHASE_DEFAULT_EN", 4, 1 },
		{ "SYSCLK_POS_EDGE_ALIGN", 3, 1 },
		{ "CONTINUOUS_UPDATE", 2, 1 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR_VALUE", 0x4c7cc, 0 },
		{ "SYSCLK_ROT", 8, 7 },
	{ "MC_DDRPHY_DP18_WRCLK_PR", 0x4c7d0, 0 },
		{ "TSYS_WRCLK", 8, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR0_RANK_PAIR", 0x4c6c0, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR1_RANK_PAIR", 0x4c6c4, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQS_RD_PHASE_SELECT_RANK_PAIR", 0x4c624, 0 },
		{ "DQSCLK_SELECT0", 14, 2 },
		{ "RDCLK_SELECT0", 12, 2 },
		{ "DQSCLK_SELECT1", 10, 2 },
		{ "RDCLK_SELECT1", 8, 2 },
		{ "DQSCLK_SELECT2", 6, 2 },
		{ "RDCLK_SELECT2", 4, 2 },
		{ "DQSCLK_SELECT3", 2, 2 },
		{ "RDCLK_SELECT3", 0, 2 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN0_RANK_PAIR", 0x4c770, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN1_RANK_PAIR", 0x4c774, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_0_RP", 0x4c6e0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_1_RP", 0x4c6e4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_2_RP", 0x4c6e8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_3_RP", 0x4c6ec, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_4_RP", 0x4c6f0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_5_RP", 0x4c6f4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_6_RP", 0x4c6f8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_7_RP", 0x4c6fc, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_8_RP", 0x4c700, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_9_RP", 0x4c704, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_10_RP", 0x4c708, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_11_RP", 0x4c70c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_12_RP", 0x4c710, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_13_RP", 0x4c714, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_14_RP", 0x4c718, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_15_RP", 0x4c71c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_16_RP", 0x4c720, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_17_RP", 0x4c724, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_18_RP", 0x4c728, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_19_RP", 0x4c72c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_20_RP", 0x4c730, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_21_RP", 0x4c734, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_22_RP", 0x4c738, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_23_RP", 0x4c73c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_READ_DELAY0_RANK_PAIR", 0x4c740, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY1_RANK_PAIR", 0x4c744, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY2_RANK_PAIR", 0x4c748, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY3_RANK_PAIR", 0x4c74c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY4_RANK_PAIR", 0x4c750, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY5_RANK_PAIR", 0x4c754, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY6_RANK_PAIR", 0x4c758, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY7_RANK_PAIR", 0x4c75c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY8_RANK_PAIR", 0x4c760, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY9_RANK_PAIR", 0x4c764, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY10_RANK_PAIR", 0x4c768, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY11_RANK_PAIR", 0x4c76c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET0_RANK_PAIR", 0x4c630, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET1_RANK_PAIR", 0x4c634, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE0", 0x4c7c0, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE1", 0x4c7c4, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DQS_TIMING_REFERENCE", 0x4c7c8, 0 },
		{ "REFERENCE", 8, 7 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE0_RANK_PAIR", 0x4c780, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE1_RANK_PAIR", 0x4c784, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE2_RANK_PAIR", 0x4c788, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE3_RANK_PAIR", 0x4c78c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE4_RANK_PAIR", 0x4c790, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE5_RANK_PAIR", 0x4c794, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE6_RANK_PAIR", 0x4c798, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE7_RANK_PAIR", 0x4c79c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE8_RANK_PAIR", 0x4c7a0, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE9_RANK_PAIR", 0x4c7a4, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE10_RANK_PAIR", 0x4c7a8, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE11_RANK_PAIR", 0x4c7ac, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_DRIFT_LIMITS", 0x4c628, 0 },
		{ "MIN_RD_EYE_SIZE", 8, 6 },
		{ "MAX_DQS_DRIFT", 0, 6 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS0", 0x4c638, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS1", 0x4c63c, 0 },
		{ "LEADING_EDGE_NOT_FOUND_1", 8, 8 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS2", 0x4c640, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS3", 0x4c644, 0 },
		{ "TRAILING_EDGE_NOT_FOUND_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DQS_GATE_DELAY_RP", 0x4c64c, 0 },
		{ "DQS_GATE_DELAY_N0", 12, 3 },
		{ "DQS_GATE_DELAY_N1", 8, 3 },
		{ "DQS_GATE_DELAY_N2", 4, 3 },
		{ "DQS_GATE_DELAY_N3", 0, 3 },
	{ "MC_DDRPHY_DP18_RD_STATUS0", 0x4c650, 0 },
		{ "NO_EYE_DETECTED", 15, 1 },
		{ "LEADING_EDGE_FOUND", 14, 1 },
		{ "TRAILING_EDGE_FOUND", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3", 5, 1 },
		{ "EYE_CLIPPING", 4, 1 },
		{ "NO_DQS", 3, 1 },
		{ "NO_LOCK", 2, 1 },
		{ "DRIFT_ERROR", 1, 1 },
		{ "MIN_EYE", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_ERROR_MASK0", 0x4c654, 0 },
		{ "NO_EYE_DETECTED_MASK", 15, 1 },
		{ "LEADING_EDGE_FOUND_MASK", 14, 1 },
		{ "TRAILING_EDGE_FOUND_MASK", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0_MASK", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1_MASK", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2_MASK", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3_MASK", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0_MASK", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1_MASK", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2_MASK", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3_MASK", 5, 1 },
		{ "EYE_CLIPPING_MASK", 4, 1 },
		{ "NO_DQS_MASK", 3, 1 },
		{ "NO_LOCK_MASK", 2, 1 },
		{ "DRIFT_ERROR_MASK", 1, 1 },
		{ "MIN_EYE_MASK", 0, 1 },
	{ "MC_DDRPHY_DP18_WR_LVL_STATUS0", 0x4c65c, 0 },
		{ "CLK_LEVEL", 14, 2 },
		{ "FINE_STEPPING", 13, 1 },
		{ "DONE", 12, 1 },
		{ "WL_ERR_CLK16_ST", 11, 1 },
		{ "WL_ERR_CLK18_ST", 10, 1 },
		{ "WL_ERR_CLK20_ST", 9, 1 },
		{ "WL_ERR_CLK22_ST", 8, 1 },
		{ "ZERO_DETECTED", 7, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS0", 0x4c660, 0 },
		{ "BIT_CENTERED", 11, 5 },
		{ "SMALL_STEP_LEFT", 10, 1 },
		{ "BIG_STEP_RIGHT", 9, 1 },
		{ "MATCH_STEP_RIGHT", 8, 1 },
		{ "JUMP_BACK_RIGHT", 7, 1 },
		{ "SMALL_STEP_RIGHT", 6, 1 },
		{ "DDONE", 5, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS1", 0x4c664, 0 },
		{ "FW_LEFT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS2", 0x4c668, 0 },
		{ "FW_RIGHT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_ERROR0", 0x4c66c, 0 },
		{ "WL_ERR_CLK16", 15, 1 },
		{ "WL_ERR_CLK18", 14, 1 },
		{ "WL_ERR_CLK20", 13, 1 },
		{ "WL_ERR_CLK22", 12, 1 },
		{ "VALID_NS_BIG_L", 7, 1 },
		{ "INVALID_NS_SMALL_L", 6, 1 },
		{ "VALID_NS_BIG_R", 5, 1 },
		{ "INVALID_NS_BIG_R", 4, 1 },
		{ "VALID_NS_JUMP_BACK", 3, 1 },
		{ "INVALID_NS_SMALL_R", 2, 1 },
		{ "OFFSET_ERR", 1, 1 },
	{ "MC_DDRPHY_DP18_WR_ERROR_MASK0", 0x4c670, 0 },
		{ "WL_ERR_CLK16_MASK", 15, 1 },
		{ "WL_ERR_CLK18_MASK", 14, 1 },
		{ "WL_ERR_CLK20_MASK", 13, 1 },
		{ "WR_ERR_CLK22_MASK", 12, 1 },
		{ "VALID_NS_BIG_L_MASK", 7, 1 },
		{ "INVALID_NS_SMALL_L_MASK", 6, 1 },
		{ "VALID_NS_BIG_R_MASK", 5, 1 },
		{ "INVALID_NS_BIG_R_MASK", 4, 1 },
		{ "VALID_NS_JUMP_BACK_MASK", 3, 1 },
		{ "INVALID_NS_SMALL_R_MASK", 2, 1 },
		{ "OFFSET_ERR_MASK", 1, 1 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG0", 0x4c7d8, 0 },
		{ "PLL_TUNE_0_2", 13, 3 },
		{ "PLL_TUNECP_0_2", 10, 3 },
		{ "PLL_TUNEF_0_5", 4, 6 },
		{ "PLL_TUNEVCO_0_1", 2, 2 },
		{ "PLL_PLLXTR_0_1", 0, 2 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG1", 0x4c7dc, 0 },
		{ "PLL_TUNETDIV_0_2", 13, 3 },
		{ "PLL_TUNEMDIV_0_1", 11, 2 },
		{ "PLL_TUNEATST", 10, 1 },
		{ "VREG_RANGE_0_1", 8, 2 },
		{ "CE0DLTVCCA", 7, 1 },
		{ "VREG_VCCTUNE_0_1", 5, 2 },
		{ "CE0DLTVCCD1", 4, 1 },
		{ "CE0DLTVCCD2", 3, 1 },
		{ "S0INSDLYTAP", 2, 1 },
		{ "S1INSDLYTAP", 1, 1 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_SLICE", 0x4c7e0, 0 },
		{ "EN_SLICE_N_WR", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_TERM", 0x4c7e8, 0 },
		{ "EN_TERM_N_WR", 8, 8 },
		{ "EN_TERM_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_SLICE", 0x4c7e4, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_TERM", 0x4c7ec, 0 },
		{ "EN_TERM_P_WR", 8, 8 },
		{ "EN_TERM_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_CONFIG0", 0x4c7d4, 0 },
		{ "INTERP_SIG_SLEW", 12, 4 },
		{ "POST_CURSOR", 8, 4 },
		{ "SLEW_CTL", 4, 4 },
	{ "MC_DDRPHY_DP18_DFT_WRAP_STATUS", 0x4c674, 0 },
		{ "CHECKER_RESET", 14, 1 },
		{ "SYNC", 6, 6 },
		{ "ERROR", 0, 6 },
	{ "MC_DDRPHY_DP18_DFT_DIG_EYE", 0x4c620, 0 },
		{ "DIGITAL_EYE_EN", 15, 1 },
		{ "BUMP", 14, 1 },
		{ "TRIG_PERIOD", 13, 1 },
		{ "CNTL_POL", 12, 1 },
		{ "CNTL_SRC", 8, 1 },
		{ "DIGITAL_EYE_VALUE", 0, 8 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_0", 0x4c6c8, 0 },
		{ "MEMINTD00_POS", 14, 2 },
		{ "MEMINTD01_PO", 12, 2 },
		{ "MEMINTD02_POS", 10, 2 },
		{ "MEMINTD03_POS", 8, 2 },
		{ "MEMINTD04_POS", 6, 2 },
		{ "MEMINTD05_POS", 4, 2 },
		{ "MEMINTD06_POS", 2, 2 },
		{ "MEMINTD07_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_1", 0x4c6cc, 0 },
		{ "MEMINTD08_POS", 14, 2 },
		{ "MEMINTD09_POS", 12, 2 },
		{ "MEMINTD10_POS", 10, 2 },
		{ "MEMINTD11_POS", 8, 2 },
		{ "MEMINTD12_POS", 6, 2 },
		{ "MEMINTD13_POS", 4, 2 },
		{ "MEMINTD14_POS", 2, 2 },
		{ "MEMINTD15_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_2", 0x4c6d0, 0 },
		{ "MEMINTD16_POS", 14, 2 },
		{ "MEMINTD17_POS", 12, 2 },
		{ "MEMINTD18_POS", 10, 2 },
		{ "MEMINTD19_POS", 8, 2 },
		{ "MEMINTD20_POS", 6, 2 },
		{ "MEMINTD21_POS", 4, 2 },
		{ "MEMINTD22_POS", 2, 2 },
		{ "MEMINTD23_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG0", 0x4c678, 0 },
		{ "SYSCLK_RDCLK_OFFSET", 8, 7 },
		{ "SYSCLK_DQSCLK_OFFSET", 0, 7 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG1", 0x4c6d4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG2", 0x4c6d8, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG3", 0x4c7b4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG4", 0x4c7b8, 0 },
	{ "MC_DDRPHY_DP18_DQSCLK_OFFSET", 0x4c6dc, 0 },
		{ "DQS_OFFSET", 8, 7 },
	{ "MC_DDRPHY_DP18_DEBUG_SEL", 0x4c62c, 0 },
		{ "HS_PROBE_A_SEL", 11, 5 },
		{ "HS_PROBE_B_SEL", 6, 5 },
		{ "RD_DEBUG_SEL", 3, 3 },
		{ "WR_DEBUG_SEL", 0, 3 },
	{ "MC_DDRPHY_DP18_POWERDOWN_1", 0x4c7fc, 0 },
		{ "MASTER_PD_CNTL", 15, 1 },
		{ "ANALOG_INPUT_STAB2", 14, 1 },
		{ "EYEDAC_PD", 13, 1 },
		{ "ANALOG_OUTPUT_STAB", 9, 1 },
		{ "ANALOG_INPUT_STAB1", 8, 1 },
		{ "SYSCLK_CLK_GATE", 6, 2 },
		{ "WR_FIFO_STAB", 5, 1 },
		{ "ADR_RX_PD", 4, 1 },
		{ "DP18_RX_PD", 2, 2 },
		{ "TX_TRISTATE_CNTL", 1, 1 },
		{ "DVCC_REG_PD", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG5", 0x4c648, 0 },
		{ "DYN_POWER_CNTL_EN", 15, 1 },
		{ "DYN_MCTERM_CNTL_EN", 14, 1 },
		{ "DYN_RX_GATE_CNTL_EN", 13, 1 },
		{ "CALGATE_ON", 12, 1 },
		{ "PER_RDCLK_UPDATE_DIS", 11, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE0", 0x4c800, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_ENABLE1", 0x4c804, 0 },
		{ "DATA_BIT_ENABLE_16_23", 8, 8 },
		{ "DFT_FORCE_OUTPUTS", 7, 1 },
		{ "DFT_PRBS7_GEN_EN", 6, 1 },
		{ "WRAPSEL", 5, 1 },
		{ "MRS_CMD_DATA_N0", 3, 1 },
		{ "MRS_CMD_DATA_N1", 2, 1 },
		{ "MRS_CMD_DATA_N2", 1, 1 },
		{ "MRS_CMD_DATA_N3", 0, 1 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE0_RP", 0x4c9f0, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DISABLE1_RP", 0x4c9f4, 0 },
		{ "DATA_BIT_DISABLE_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR0", 0x4c808, 0 },
	{ "MC_DDRPHY_DP18_DATA_BIT_DIR1", 0x4c80c, 0 },
		{ "DATA_BIT_DIR_16_23", 8, 8 },
		{ "WL_ADVANCE_DISABLE", 7, 1 },
		{ "DISABLE_PING_PONG", 6, 1 },
		{ "DELAY_PING_PONG_HALF", 5, 1 },
		{ "ADVANCE_PING_PONG", 4, 1 },
		{ "ATEST_MUX_CTL0", 3, 1 },
		{ "ATEST_MUX_CTL1", 2, 1 },
		{ "ATEST_MUX_CTL2", 1, 1 },
		{ "ATEST_MUX_CTL3", 0, 1 },
	{ "MC_DDRPHY_DP18_READ_CLOCK_RANK_PAIR", 0x4c810, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
	{ "MC_DDRPHY_DP18_WRCLK_EN_RP", 0x4c814, 0 },
		{ "QUAD0_CLK16_BIT0", 15, 1 },
		{ "QUAD1_CLK16_BIT1", 14, 1 },
		{ "QUAD2_CLK16_BIT2", 13, 1 },
		{ "QUAD3_CLK16_BIT3", 12, 1 },
		{ "QUAD0_CLK18_BIT4", 11, 1 },
		{ "QUAD1_CLK18_BIT5", 10, 1 },
		{ "QUAD2_CLK20_BIT6", 9, 1 },
		{ "QUAD3_CLK20_BIT7", 8, 1 },
		{ "QUAD2_CLK22_BIT8", 7, 1 },
		{ "QUAD3_CLK22_BIT9", 6, 1 },
		{ "CLK16_SINGLE_ENDED_BIT10", 5, 1 },
		{ "CLK18_SINGLE_ENDED_BIT11", 4, 1 },
		{ "CLK20_SINGLE_ENDED_BIT12", 3, 1 },
		{ "CLK22_SINGLE_ENDED_BIT13", 2, 1 },
		{ "QUAD2_CLK18_BIT14", 1, 1 },
		{ "QUAD3_CLK18_BIT15", 0, 1 },
	{ "MC_DDRPHY_DP18_DQ_WR_OFFSET_RP", 0x4c9f8, 0 },
		{ "DQ_WR_OFFSET_N0", 12, 4 },
		{ "DQ_WR_OFFSET_N1", 8, 4 },
		{ "DQ_WR_OFFSET_N2", 4, 4 },
		{ "DQ_WR_OFFSET_N3", 0, 4 },
	{ "MC_DDRPHY_DP18_RX_PEAK_AMP", 0x4c818, 0 },
		{ "PEAK_AMP_CTL_SIDE0", 13, 3 },
		{ "PEAK_AMP_CTL_SIDE1", 9, 3 },
		{ "SxMCVREF_0_3", 4, 4 },
		{ "SxPODVREF", 3, 1 },
		{ "DISABLE_TERMINATION", 2, 1 },
		{ "READ_CENTERING_MODE", 0, 2 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR", 0x4c81c, 0 },
		{ "SYSCLK_ENABLE", 15, 1 },
		{ "SYSCLK_ROT_OVERRIDE", 8, 7 },
		{ "SYSCLK_ROT_OVERRIDE_EN", 7, 1 },
		{ "SYSCLK_PHASE_ALIGN_RESET", 6, 1 },
		{ "SYSCLK_PHASE_CNTL_EN", 5, 1 },
		{ "SYSCLK_PHASE_DEFAULT_EN", 4, 1 },
		{ "SYSCLK_POS_EDGE_ALIGN", 3, 1 },
		{ "CONTINUOUS_UPDATE", 2, 1 },
	{ "MC_DDRPHY_DP18_SYSCLK_PR_VALUE", 0x4c9cc, 0 },
		{ "SYSCLK_ROT", 8, 7 },
	{ "MC_DDRPHY_DP18_WRCLK_PR", 0x4c9d0, 0 },
		{ "TSYS_WRCLK", 8, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR0_RANK_PAIR", 0x4c8c0, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQSCLK_PR1_RANK_PAIR", 0x4c8c4, 0 },
		{ "DQSCLK_ROT_CLK_N0_N2", 8, 7 },
		{ "DQSCLK_ROT_CLK_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_DQS_RD_PHASE_SELECT_RANK_PAIR", 0x4c824, 0 },
		{ "DQSCLK_SELECT0", 14, 2 },
		{ "RDCLK_SELECT0", 12, 2 },
		{ "DQSCLK_SELECT1", 10, 2 },
		{ "RDCLK_SELECT1", 8, 2 },
		{ "DQSCLK_SELECT2", 6, 2 },
		{ "RDCLK_SELECT2", 4, 2 },
		{ "DQSCLK_SELECT3", 2, 2 },
		{ "RDCLK_SELECT3", 0, 2 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN0_RANK_PAIR", 0x4c970, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_INITIAL_DQS_ALIGN1_RANK_PAIR", 0x4c974, 0 },
		{ "INITIAL_DQS_ROT_N0_N2", 8, 7 },
		{ "INITIAL_DQS_ROT_N1_N3", 0, 7 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_0_RP", 0x4c8e0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_1_RP", 0x4c8e4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_2_RP", 0x4c8e8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_3_RP", 0x4c8ec, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_4_RP", 0x4c8f0, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_5_RP", 0x4c8f4, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_6_RP", 0x4c8f8, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_7_RP", 0x4c8fc, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_8_RP", 0x4c900, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_9_RP", 0x4c904, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_10_RP", 0x4c908, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_11_RP", 0x4c90c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_12_RP", 0x4c910, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_13_RP", 0x4c914, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_14_RP", 0x4c918, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_15_RP", 0x4c91c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_16_RP", 0x4c920, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_17_RP", 0x4c924, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_18_RP", 0x4c928, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_19_RP", 0x4c92c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_20_RP", 0x4c930, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_21_RP", 0x4c934, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_22_RP", 0x4c938, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_WR_DELAY_VALUE_23_RP", 0x4c93c, 0 },
		{ "WR_DELAY", 6, 10 },
	{ "MC_DDRPHY_DP18_READ_DELAY0_RANK_PAIR", 0x4c940, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY1_RANK_PAIR", 0x4c944, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY2_RANK_PAIR", 0x4c948, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY3_RANK_PAIR", 0x4c94c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY4_RANK_PAIR", 0x4c950, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY5_RANK_PAIR", 0x4c954, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY6_RANK_PAIR", 0x4c958, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY7_RANK_PAIR", 0x4c95c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY8_RANK_PAIR", 0x4c960, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY9_RANK_PAIR", 0x4c964, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY10_RANK_PAIR", 0x4c968, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY11_RANK_PAIR", 0x4c96c, 0 },
		{ "RD_DELAY_BITS0_6", 9, 7 },
		{ "RD_DELAY_BITS8_14", 1, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET0_RANK_PAIR", 0x4c830, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DELAY_OFFSET1_RANK_PAIR", 0x4c834, 0 },
		{ "OFFSET_BITS1_7", 8, 7 },
		{ "OFFSET_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE0", 0x4c9c0, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_TIMING_REFERENCE1", 0x4c9c4, 0 },
		{ "REFERENCE_BITS1_7", 8, 7 },
		{ "REFERENCE_BITS9_15", 0, 7 },
	{ "MC_DDRPHY_DP18_READ_DQS_TIMING_REFERENCE", 0x4c9c8, 0 },
		{ "REFERENCE", 8, 7 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE0_RANK_PAIR", 0x4c980, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE1_RANK_PAIR", 0x4c984, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE2_RANK_PAIR", 0x4c988, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE3_RANK_PAIR", 0x4c98c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE4_RANK_PAIR", 0x4c990, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE5_RANK_PAIR", 0x4c994, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE6_RANK_PAIR", 0x4c998, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE7_RANK_PAIR", 0x4c99c, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE8_RANK_PAIR", 0x4c9a0, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE9_RANK_PAIR", 0x4c9a4, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE10_RANK_PAIR", 0x4c9a8, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_READ_EYE_SIZE11_RANK_PAIR", 0x4c9ac, 0 },
		{ "RD_EYE_SIZE_BITS2_7", 8, 6 },
		{ "RD_EYE_SIZE_BITS10_15", 0, 6 },
	{ "MC_DDRPHY_DP18_DRIFT_LIMITS", 0x4c828, 0 },
		{ "MIN_RD_EYE_SIZE", 8, 6 },
		{ "MAX_DQS_DRIFT", 0, 6 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS0", 0x4c838, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS1", 0x4c83c, 0 },
		{ "LEADING_EDGE_NOT_FOUND_1", 8, 8 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS2", 0x4c840, 0 },
	{ "MC_DDRPHY_DP18_RD_LVL_STATUS3", 0x4c844, 0 },
		{ "TRAILING_EDGE_NOT_FOUND_16_23", 8, 8 },
	{ "MC_DDRPHY_DP18_DQS_GATE_DELAY_RP", 0x4c84c, 0 },
		{ "DQS_GATE_DELAY_N0", 12, 3 },
		{ "DQS_GATE_DELAY_N1", 8, 3 },
		{ "DQS_GATE_DELAY_N2", 4, 3 },
		{ "DQS_GATE_DELAY_N3", 0, 3 },
	{ "MC_DDRPHY_DP18_RD_STATUS0", 0x4c850, 0 },
		{ "NO_EYE_DETECTED", 15, 1 },
		{ "LEADING_EDGE_FOUND", 14, 1 },
		{ "TRAILING_EDGE_FOUND", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3", 5, 1 },
		{ "EYE_CLIPPING", 4, 1 },
		{ "NO_DQS", 3, 1 },
		{ "NO_LOCK", 2, 1 },
		{ "DRIFT_ERROR", 1, 1 },
		{ "MIN_EYE", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_ERROR_MASK0", 0x4c854, 0 },
		{ "NO_EYE_DETECTED_MASK", 15, 1 },
		{ "LEADING_EDGE_FOUND_MASK", 14, 1 },
		{ "TRAILING_EDGE_FOUND_MASK", 13, 1 },
		{ "INCOMPLETE_RD_CAL_N0_MASK", 12, 1 },
		{ "INCOMPLETE_RD_CAL_N1_MASK", 11, 1 },
		{ "INCOMPLETE_RD_CAL_N2_MASK", 10, 1 },
		{ "INCOMPLETE_RD_CAL_N3_MASK", 9, 1 },
		{ "COARSE_PATTERN_ERR_N0_MASK", 8, 1 },
		{ "COARSE_PATTERN_ERR_N1_MASK", 7, 1 },
		{ "COARSE_PATTERN_ERR_N2_MASK", 6, 1 },
		{ "COARSE_PATTERN_ERR_N3_MASK", 5, 1 },
		{ "EYE_CLIPPING_MASK", 4, 1 },
		{ "NO_DQS_MASK", 3, 1 },
		{ "NO_LOCK_MASK", 2, 1 },
		{ "DRIFT_ERROR_MASK", 1, 1 },
		{ "MIN_EYE_MASK", 0, 1 },
	{ "MC_DDRPHY_DP18_WR_LVL_STATUS0", 0x4c85c, 0 },
		{ "CLK_LEVEL", 14, 2 },
		{ "FINE_STEPPING", 13, 1 },
		{ "DONE", 12, 1 },
		{ "WL_ERR_CLK16_ST", 11, 1 },
		{ "WL_ERR_CLK18_ST", 10, 1 },
		{ "WL_ERR_CLK20_ST", 9, 1 },
		{ "WL_ERR_CLK22_ST", 8, 1 },
		{ "ZERO_DETECTED", 7, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS0", 0x4c860, 0 },
		{ "BIT_CENTERED", 11, 5 },
		{ "SMALL_STEP_LEFT", 10, 1 },
		{ "BIG_STEP_RIGHT", 9, 1 },
		{ "MATCH_STEP_RIGHT", 8, 1 },
		{ "JUMP_BACK_RIGHT", 7, 1 },
		{ "SMALL_STEP_RIGHT", 6, 1 },
		{ "DDONE", 5, 1 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS1", 0x4c864, 0 },
		{ "FW_LEFT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_CNTR_STATUS2", 0x4c868, 0 },
		{ "FW_RIGHT_SIDE", 5, 11 },
	{ "MC_DDRPHY_DP18_WR_ERROR0", 0x4c86c, 0 },
		{ "WL_ERR_CLK16", 15, 1 },
		{ "WL_ERR_CLK18", 14, 1 },
		{ "WL_ERR_CLK20", 13, 1 },
		{ "WL_ERR_CLK22", 12, 1 },
		{ "VALID_NS_BIG_L", 7, 1 },
		{ "INVALID_NS_SMALL_L", 6, 1 },
		{ "VALID_NS_BIG_R", 5, 1 },
		{ "INVALID_NS_BIG_R", 4, 1 },
		{ "VALID_NS_JUMP_BACK", 3, 1 },
		{ "INVALID_NS_SMALL_R", 2, 1 },
		{ "OFFSET_ERR", 1, 1 },
	{ "MC_DDRPHY_DP18_WR_ERROR_MASK0", 0x4c870, 0 },
		{ "WL_ERR_CLK16_MASK", 15, 1 },
		{ "WL_ERR_CLK18_MASK", 14, 1 },
		{ "WL_ERR_CLK20_MASK", 13, 1 },
		{ "WR_ERR_CLK22_MASK", 12, 1 },
		{ "VALID_NS_BIG_L_MASK", 7, 1 },
		{ "INVALID_NS_SMALL_L_MASK", 6, 1 },
		{ "VALID_NS_BIG_R_MASK", 5, 1 },
		{ "INVALID_NS_BIG_R_MASK", 4, 1 },
		{ "VALID_NS_JUMP_BACK_MASK", 3, 1 },
		{ "INVALID_NS_SMALL_R_MASK", 2, 1 },
		{ "OFFSET_ERR_MASK", 1, 1 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG0", 0x4c9d8, 0 },
		{ "PLL_TUNE_0_2", 13, 3 },
		{ "PLL_TUNECP_0_2", 10, 3 },
		{ "PLL_TUNEF_0_5", 4, 6 },
		{ "PLL_TUNEVCO_0_1", 2, 2 },
		{ "PLL_PLLXTR_0_1", 0, 2 },
	{ "MC_DDRPHY_DP18_PLL_CONFIG1", 0x4c9dc, 0 },
		{ "PLL_TUNETDIV_0_2", 13, 3 },
		{ "PLL_TUNEMDIV_0_1", 11, 2 },
		{ "PLL_TUNEATST", 10, 1 },
		{ "VREG_RANGE_0_1", 8, 2 },
		{ "CE0DLTVCCA", 7, 1 },
		{ "VREG_VCCTUNE_0_1", 5, 2 },
		{ "CE0DLTVCCD1", 4, 1 },
		{ "CE0DLTVCCD2", 3, 1 },
		{ "S0INSDLYTAP", 2, 1 },
		{ "S1INSDLYTAP", 1, 1 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_SLICE", 0x4c9e0, 0 },
		{ "EN_SLICE_N_WR", 8, 8 },
		{ "EN_SLICE_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_NFET_TERM", 0x4c9e8, 0 },
		{ "EN_TERM_N_WR", 8, 8 },
		{ "EN_TERM_N_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_SLICE", 0x4c9e4, 0 },
		{ "EN_SLICE_P_WR", 8, 8 },
		{ "EN_SLICE_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_PFET_TERM", 0x4c9ec, 0 },
		{ "EN_TERM_P_WR", 8, 8 },
		{ "EN_TERM_P_WR_FFE", 4, 4 },
	{ "MC_DDRPHY_DP18_IO_TX_CONFIG0", 0x4c9d4, 0 },
		{ "INTERP_SIG_SLEW", 12, 4 },
		{ "POST_CURSOR", 8, 4 },
		{ "SLEW_CTL", 4, 4 },
	{ "MC_DDRPHY_DP18_DFT_WRAP_STATUS", 0x4c874, 0 },
		{ "CHECKER_RESET", 14, 1 },
		{ "SYNC", 6, 6 },
		{ "ERROR", 0, 6 },
	{ "MC_DDRPHY_DP18_DFT_DIG_EYE", 0x4c820, 0 },
		{ "DIGITAL_EYE_EN", 15, 1 },
		{ "BUMP", 14, 1 },
		{ "TRIG_PERIOD", 13, 1 },
		{ "CNTL_POL", 12, 1 },
		{ "CNTL_SRC", 8, 1 },
		{ "DIGITAL_EYE_VALUE", 0, 8 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_0", 0x4c8c8, 0 },
		{ "MEMINTD00_POS", 14, 2 },
		{ "MEMINTD01_PO", 12, 2 },
		{ "MEMINTD02_POS", 10, 2 },
		{ "MEMINTD03_POS", 8, 2 },
		{ "MEMINTD04_POS", 6, 2 },
		{ "MEMINTD05_POS", 4, 2 },
		{ "MEMINTD06_POS", 2, 2 },
		{ "MEMINTD07_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_1", 0x4c8cc, 0 },
		{ "MEMINTD08_POS", 14, 2 },
		{ "MEMINTD09_POS", 12, 2 },
		{ "MEMINTD10_POS", 10, 2 },
		{ "MEMINTD11_POS", 8, 2 },
		{ "MEMINTD12_POS", 6, 2 },
		{ "MEMINTD13_POS", 4, 2 },
		{ "MEMINTD14_POS", 2, 2 },
		{ "MEMINTD15_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_PATTERN_POS_2", 0x4c8d0, 0 },
		{ "MEMINTD16_POS", 14, 2 },
		{ "MEMINTD17_POS", 12, 2 },
		{ "MEMINTD18_POS", 10, 2 },
		{ "MEMINTD19_POS", 8, 2 },
		{ "MEMINTD20_POS", 6, 2 },
		{ "MEMINTD21_POS", 4, 2 },
		{ "MEMINTD22_POS", 2, 2 },
		{ "MEMINTD23_POS", 0, 2 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG0", 0x4c878, 0 },
		{ "SYSCLK_RDCLK_OFFSET", 8, 7 },
		{ "SYSCLK_DQSCLK_OFFSET", 0, 7 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG1", 0x4c8d4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG2", 0x4c8d8, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG3", 0x4c9b4, 0 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG4", 0x4c9b8, 0 },
	{ "MC_DDRPHY_DP18_DQSCLK_OFFSET", 0x4c8dc, 0 },
		{ "DQS_OFFSET", 8, 7 },
	{ "MC_DDRPHY_DP18_DEBUG_SEL", 0x4c82c, 0 },
		{ "HS_PROBE_A_SEL", 11, 5 },
		{ "HS_PROBE_B_SEL", 6, 5 },
		{ "RD_DEBUG_SEL", 3, 3 },
		{ "WR_DEBUG_SEL", 0, 3 },
	{ "MC_DDRPHY_DP18_POWERDOWN_1", 0x4c9fc, 0 },
		{ "MASTER_PD_CNTL", 15, 1 },
		{ "ANALOG_INPUT_STAB2", 14, 1 },
		{ "EYEDAC_PD", 13, 1 },
		{ "ANALOG_OUTPUT_STAB", 9, 1 },
		{ "ANALOG_INPUT_STAB1", 8, 1 },
		{ "SYSCLK_CLK_GATE", 6, 2 },
		{ "WR_FIFO_STAB", 5, 1 },
		{ "ADR_RX_PD", 4, 1 },
		{ "DP18_RX_PD", 2, 2 },
		{ "TX_TRISTATE_CNTL", 1, 1 },
		{ "DVCC_REG_PD", 0, 1 },
	{ "MC_DDRPHY_DP18_RD_DIA_CONFIG5", 0x4c848, 0 },
		{ "DYN_POWER_CNTL_EN", 15, 1 },
		{ "DYN_MCTERM_CNTL_EN", 14, 1 },
		{ "DYN_RX_GATE_CNTL_EN", 13, 1 },
		{ "CALGATE_ON", 12, 1 },
		{ "PER_RDCLK_UPDATE_DIS", 11, 1 },
	{ "MC_DDRPHY_SEQ_RD_WR_DATA0", 0x4f200, 0 },
	{ "MC_DDRPHY_SEQ_RD_WR_DATA1", 0x4f204, 0 },
	{ "MC_DDRPHY_SEQ_CONFIG0", 0x4f208, 0 },
		{ "MPR_PATTERN_BIT", 15, 1 },
		{ "TWO_CYCLE_ADDR_EN", 14, 1 },
		{ "MR_MASK_EN", 10, 4 },
	{ "MC_DDRPHY_SEQ_RESERVED_ADDR0", 0x4f20c, 0 },
	{ "MC_DDRPHY_SEQ_RESERVED_ADDR1", 0x4f210, 0 },
	{ "MC_DDRPHY_SEQ_RESERVED_ADDR2", 0x4f214, 0 },
	{ "MC_DDRPHY_SEQ_RESERVED_ADDR3", 0x4f218, 0 },
	{ "MC_DDRPHY_SEQ_RESERVED_ADDR4", 0x4f21c, 0 },
	{ "MC_DDRPHY_SEQ_ERROR_STATUS0", 0x4f220, 0 },
		{ "MULTIPLE_REQ_ERROR", 15, 1 },
		{ "INVALID_REQTYPE_ERRO", 14, 1 },
		{ "EARLY_REQ_ERROR", 13, 1 },
		{ "MULTIPLE_REQ_SOURCE", 10, 3 },
		{ "INVALID_REQTYPE", 6, 4 },
		{ "INVALID_REQ_SOURCE", 3, 3 },
		{ "EARLY_REQ_SOURCE", 0, 3 },
	{ "MC_DDRPHY_SEQ_ERROR_MASK0", 0x4f224, 0 },
		{ "MULT_REQ_ERR_MASK", 15, 1 },
		{ "INVALID_REQTYPE_ERR_MASK", 14, 1 },
		{ "EARLY_REQ_ERR_MASK", 13, 1 },
	{ "MC_DDRPHY_SEQ_ODT_WR_CONFIG0", 0x4f228, 0 },
		{ "ODT_WR_VALUES_BITS0_7", 8, 8 },
		{ "ODT_WR_VALUES_BITS8_15", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_WR_CONFIG1", 0x4f22c, 0 },
		{ "ODT_WR_VALUES_BITS0_7", 8, 8 },
		{ "ODT_WR_VALUES_BITS8_15", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_WR_CONFIG2", 0x4f230, 0 },
		{ "ODT_WR_VALUES_BITS0_7", 8, 8 },
		{ "ODT_WR_VALUES_BITS8_15", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_WR_CONFIG3", 0x4f234, 0 },
		{ "ODT_WR_VALUES_BITS0_7", 8, 8 },
		{ "ODT_WR_VALUES_BITS8_15", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_RD_CONFIG0", 0x4f238, 0 },
		{ "ODT_RD_VALUES_x2", 8, 8 },
		{ "ODT_RD_VALUES_x2plus1", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_RD_CONFIG1", 0x4f23c, 0 },
		{ "ODT_RD_VALUES_x2", 8, 8 },
		{ "ODT_RD_VALUES_x2plus1", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_RD_CONFIG2", 0x4f240, 0 },
		{ "ODT_RD_VALUES_x2", 8, 8 },
		{ "ODT_RD_VALUES_x2plus1", 0, 8 },
	{ "MC_DDRPHY_SEQ_ODT_RD_CONFIG3", 0x4f244, 0 },
		{ "ODT_RD_VALUES_x2", 8, 8 },
		{ "ODT_RD_VALUES_x2plus1", 0, 8 },
	{ "MC_DDRPHY_SEQ_MEM_TIMING_PARAM0", 0x4f248, 0 },
		{ "TMOD_CYCLES", 12, 4 },
		{ "TRCD_CYCLES", 8, 4 },
		{ "TRP_CYCLES", 4, 4 },
		{ "TRFC_CYCLES", 0, 4 },
	{ "MC_DDRPHY_SEQ_MEM_TIMING_PARAM1", 0x4f24c, 0 },
		{ "TZQINIT_CYCLES", 12, 4 },
		{ "TZQCS_CYCLES", 8, 4 },
		{ "TWLDQSEN_CYCLES", 4, 4 },
		{ "TWRMRD_CYCLES", 0, 4 },
	{ "MC_DDRPHY_SEQ_MEM_TIMING_PARAM2", 0x4f250, 0 },
		{ "TODTLON_OFF_CYCLES", 12, 4 },
		{ "TRC_CYCLES", 8, 4 },
		{ "TMRSC_CYCLES", 4, 4 },
	{ "MC_DDRPHY_WC_CONFIG0", 0x4f600, 0 },
		{ "TWLO_TWLOE", 8, 8 },
		{ "WL_ONE_DQS_PULSE", 7, 1 },
		{ "FW_WR_RD", 1, 6 },
		{ "CUSTOM_INIT_WRITE", 0, 1 },
	{ "MC_DDRPHY_WC_CONFIG1", 0x4f604, 0 },
		{ "BIG_STEP", 12, 4 },
		{ "SMALL_STEP", 9, 3 },
		{ "WR_PRE_DLY", 3, 6 },
	{ "MC_DDRPHY_WC_CONFIG2", 0x4f608, 0 },
		{ "NUM_VALID_SAMPLES", 12, 4 },
		{ "FW_RD_WR", 6, 6 },
		{ "EN_RESET_WR_DELAY_WL", 0, 1 },
	{ "MC_DDRPHY_WC_CONFIG3", 0x4f614, 0 },
		{ "DDR4_MRS_CMD_DQ_EN", 15, 1 },
		{ "MRS_CMD_DQ_ON", 9, 6 },
		{ "MRS_CMD_DQ_OFF", 3, 6 },
	{ "MC_DDRPHY_WC_WRCLK_CNTL", 0x4f618, 0 },
		{ "WRCLK_CAL_START", 15, 1 },
		{ "WRCLK_CAL_DONE", 14, 1 },
	{ "MC_DDRPHY_WC_ERROR_STATUS0", 0x4f60c, 0 },
		{ "WR_CNTL_ERROR", 15, 1 },
	{ "MC_DDRPHY_WC_ERROR_MASK0", 0x4f610, 0 },
		{ "WR_CNTL_ERROR_MASK", 15, 1 },
	{ "MC_DDRPHY_RC_CONFIG0", 0x4f400, 0 },
		{ "GLOBAL_PHY_OFFSET", 12, 4 },
		{ "ADVANCE_RD_VALID", 11, 1 },
		{ "SINGLE_BIT_MPR_RP0", 6, 1 },
		{ "SINGLE_BIT_MPR_RP1", 5, 1 },
		{ "SINGLE_BIT_MPR_RP2", 4, 1 },
		{ "SINGLE_BIT_MPR_RP3", 3, 1 },
		{ "ALIGN_ON_EVEN_CYCLES", 2, 1 },
		{ "PERFORM_RDCLK_ALIGN", 1, 1 },
		{ "STAGGERED_PATTERN", 0, 1 },
	{ "MC_DDRPHY_RC_CONFIG1", 0x4f404, 0 },
		{ "OUTER_LOOP_CNT", 2, 14 },
	{ "MC_DDRPHY_RC_CONFIG2", 0x4f408, 0 },
		{ "CONSEQ_PASS", 11, 5 },
		{ "BURST_WINDOW", 5, 2 },
		{ "ALLOW_RD_FIFO_AUTO_R_ESET", 4, 1 },
	{ "MC_DDRPHY_RC_CONFIG3", 0x4f41c, 0 },
		{ "FINE_CAL_STEP_SIZE", 13, 3 },
		{ "COARSE_CAL_STEP_SIZE", 9, 4 },
		{ "DQ_SEL_QUAD", 7, 2 },
		{ "DQ_SEL_LANE", 4, 3 },
	{ "MC_DDRPHY_RC_PERIODIC", 0x4f420, 0 },
	{ "MC_DDRPHY_RC_ERROR_STATUS0", 0x4f414, 0 },
		{ "RD_CNTL_ERROR", 15, 1 },
	{ "MC_DDRPHY_RC_ERROR_MASK0", 0x4f418, 0 },
		{ "RD_CNTL_ERROR_MASK", 15, 1 },
	{ "MC_DDRPHY_APB_CONFIG0", 0x4f800, 0 },
		{ "DISABLE_PARITY_CHECKER", 15, 1 },
		{ "GENERATE_EVEN_PARITY", 14, 1 },
		{ "FORCE_ON_CLK_GATE", 13, 1 },
		{ "DEBUG_BUS_SEL_LO", 12, 1 },
		{ "DEBUG_BUS_SEL_HI", 8, 4 },
	{ "MC_DDRPHY_APB_ERROR_STATUS0", 0x4f804, 0 },
		{ "INVALID_ADDRESS", 15, 1 },
		{ "WR_PAR_ERR", 14, 1 },
	{ "MC_DDRPHY_APB_ERROR_MASK0", 0x4f808, 0 },
		{ "INVALID_ADDRESS_MASK", 15, 1 },
		{ "WR_PAR_ERR_MASK", 14, 1 },
	{ "MC_DDRPHY_APB_DP18_POPULATION", 0x4f80c, 0 },
		{ "DP18_0_Populated", 15, 1 },
		{ "DP18_1_Populated", 14, 1 },
		{ "DP18_2_Populated", 13, 1 },
		{ "DP18_3_Populated", 12, 1 },
		{ "DP18_4_Populated", 11, 1 },
		{ "DP18_5_Populated", 10, 1 },
		{ "DP18_6_Populated", 9, 1 },
		{ "DP18_7_Populated", 8, 1 },
		{ "DP18_8_Populated", 7, 1 },
		{ "DP18_9_Populated", 6, 1 },
		{ "DP18_10_Populated", 5, 1 },
		{ "DP18_11_Populated", 4, 1 },
		{ "DP18_12_Populated", 3, 1 },
		{ "DP18_13_Populated", 2, 1 },
		{ "DP18_14_Populated", 1, 1 },
	{ "MC_DDRPHY_APB_ADR_POPULATION", 0x4f810, 0 },
		{ "ADR16_0_Populated", 15, 1 },
		{ "ADR16_1_Populated", 14, 1 },
		{ "ADR16_2_Populated", 13, 1 },
		{ "ADR16_3_Populated", 12, 1 },
		{ "ADR12_0_Populated", 7, 1 },
		{ "ADR12_1_Populated", 6, 1 },
		{ "ADR12_2_Populated", 5, 1 },
		{ "ADR12_3_Populated", 4, 1 },
	{ "MC_DDRPHY_APB_ATEST_MUX_SEL", 0x4f814, 0 },
		{ "ATEST_CNTL", 10, 6 },
	{ "MC_UPCTL_SCFG", 0x48000, 0 },
		{ "bbflags_timing", 8, 4 },
		{ "nfifo_nif1_dis", 6, 1 },
		{ "hw_low_power_en", 0, 1 },
	{ "MC_UPCTL_SCTL", 0x48004, 0 },
	{ "MC_UPCTL_STAT", 0x48008, 0 },
		{ "lp_trig", 4, 3 },
		{ "ctl_stat", 0, 3 },
	{ "MC_UPCTL_INTRSTAT", 0x4800c, 0 },
		{ "parity_intr", 1, 1 },
		{ "ecc_intr", 0, 1 },
	{ "MC_UPCTL_MCMD", 0x48040, 0 },
		{ "start_cmd", 31, 1 },
		{ "cmd_add_del", 24, 4 },
		{ "rank_sel", 20, 4 },
		{ "bank_addr", 17, 3 },
		{ "cmd_addr", 4, 13 },
		{ "cmd_opcode0", 0, 4 },
	{ "MC_UPCTL_POWCTL", 0x48044, 0 },
	{ "MC_UPCTL_POWSTAT", 0x48048, 0 },
	{ "MC_UPCTL_CMDTSTAT", 0x4804c, 0 },
	{ "MC_UPCTL_CMDTSTATEN", 0x48050, 0 },
	{ "MC_UPCTL_MRRCFG0", 0x48060, 0 },
	{ "MC_UPCTL_MRRSTAT0", 0x48064, 0 },
		{ "mrrstat_beat3", 24, 8 },
		{ "mrrstat_beat2", 16, 8 },
		{ "mrrstat_beat1", 8, 8 },
		{ "mrrstat_beat0", 0, 8 },
	{ "MC_UPCTL_MRRSTAT1", 0x48068, 0 },
		{ "mrrstat_beat7", 24, 8 },
		{ "mrrstat_beat6", 16, 8 },
		{ "mrrstat_beat5", 8, 8 },
		{ "mrrstat_beat4", 0, 8 },
	{ "MC_UPCTL_MCFG1", 0x4807c, 0 },
		{ "hw_exit_idle_en", 31, 1 },
		{ "hw_idle", 16, 8 },
		{ "sr_idle", 0, 8 },
	{ "MC_UPCTL_MCFG", 0x48080, 0 },
		{ "mddr_lpddr2_clk_stop_idle", 24, 8 },
		{ "mddr_lpddr2_en", 22, 2 },
		{ "mddr_lpddr2_bl", 20, 2 },
		{ "tfaw_cfg", 18, 2 },
		{ "pd_exit_mode", 17, 1 },
		{ "pd_type", 16, 1 },
		{ "pd_idle", 8, 8 },
		{ "lpddr2_s4", 6, 1 },
		{ "ddr3_en", 5, 1 },
		{ "stagger_cs", 4, 1 },
		{ "two_t_en", 3, 1 },
		{ "bl8int_en", 2, 1 },
		{ "cke_or_en", 1, 1 },
		{ "mem_bl", 0, 1 },
	{ "MC_UPCTL_PPCFG", 0x48084, 0 },
		{ "rpmem_dis", 1, 8 },
		{ "ppmem_en", 0, 1 },
	{ "MC_UPCTL_MSTAT", 0x48088, 0 },
		{ "self_refresh", 2, 1 },
		{ "clock_stop", 1, 1 },
		{ "power_down", 0, 1 },
	{ "MC_UPCTL_LPDDR2ZQCFG", 0x4808c, 0 },
		{ "zqcl_op", 24, 8 },
		{ "zqcl_ma", 16, 8 },
		{ "zqcs_op", 8, 8 },
		{ "zqcs_ma", 0, 8 },
	{ "MC_UPCTL_DTUPDES", 0x48094, 0 },
		{ "dtu_rd_missing", 13, 1 },
		{ "dtu_eaffl", 9, 4 },
		{ "dtu_random_error", 8, 1 },
		{ "dtu_err_b7", 7, 1 },
		{ "dtu_err_b6", 6, 1 },
		{ "dtu_err_b5", 5, 1 },
		{ "dtu_err_b4", 4, 1 },
		{ "dtu_err_b3", 3, 1 },
		{ "dtu_err_b2", 2, 1 },
		{ "dtu_err_b1", 1, 1 },
		{ "dtu_err_b0", 0, 1 },
	{ "MC_UPCTL_DTUNA", 0x48098, 0 },
	{ "MC_UPCTL_DTUNE", 0x4809c, 0 },
	{ "MC_UPCTL_DTUPRD0", 0x480a0, 0 },
		{ "dtu_allbits_1", 16, 16 },
		{ "dtu_allbits_0", 0, 16 },
	{ "MC_UPCTL_DTUPRD1", 0x480a4, 0 },
		{ "dtu_allbits_3", 16, 16 },
		{ "dtu_allbits_2", 0, 16 },
	{ "MC_UPCTL_DTUPRD2", 0x480a8, 0 },
		{ "dtu_allbits_5", 16, 16 },
		{ "dtu_allbits_4", 0, 16 },
	{ "MC_UPCTL_DTUPRD3", 0x480ac, 0 },
		{ "dtu_allbits_7", 16, 16 },
		{ "dtu_allbits_6", 0, 16 },
	{ "MC_UPCTL_DTUAWDT", 0x480b0, 0 },
		{ "number_ranks", 9, 2 },
		{ "row_addr_width", 6, 2 },
		{ "bank_addr_width", 3, 2 },
		{ "column_addr_width", 0, 2 },
	{ "MC_UPCTL_TOGCNT1U", 0x480c0, 0 },
	{ "MC_UPCTL_TINIT", 0x480c4, 0 },
	{ "MC_UPCTL_TRSTH", 0x480c8, 0 },
	{ "MC_UPCTL_TOGCNT100N", 0x480cc, 0 },
	{ "MC_UPCTL_TREFI", 0x480d0, 0 },
	{ "MC_UPCTL_TMRD", 0x480d4, 0 },
	{ "MC_UPCTL_TRFC", 0x480d8, 0 },
	{ "MC_UPCTL_TRP", 0x480dc, 0 },
		{ "prea_extra", 16, 2 },
		{ "t_rp", 0, 4 },
	{ "MC_UPCTL_TRTW", 0x480e0, 0 },
	{ "MC_UPCTL_TAL", 0x480e4, 0 },
	{ "MC_UPCTL_TCL", 0x480e8, 0 },
	{ "MC_UPCTL_TCWL", 0x480ec, 0 },
	{ "MC_UPCTL_TRAS", 0x480f0, 0 },
	{ "MC_UPCTL_TRC", 0x480f4, 0 },
	{ "MC_UPCTL_TRCD", 0x480f8, 0 },
	{ "MC_UPCTL_TRRD", 0x480fc, 0 },
	{ "MC_UPCTL_TRTP", 0x48100, 0 },
	{ "MC_UPCTL_TWR", 0x48104, 0 },
	{ "MC_UPCTL_TWTR", 0x48108, 0 },
	{ "MC_UPCTL_TEXSR", 0x4810c, 0 },
	{ "MC_UPCTL_TXP", 0x48110, 0 },
	{ "MC_UPCTL_TXPDLL", 0x48114, 0 },
	{ "MC_UPCTL_TZQCS", 0x48118, 0 },
	{ "MC_UPCTL_TZQCSI", 0x4811c, 0 },
	{ "MC_UPCTL_TDQS", 0x48120, 0 },
	{ "MC_UPCTL_TCKSRE", 0x48124, 0 },
	{ "MC_UPCTL_TCKSRX", 0x48128, 0 },
	{ "MC_UPCTL_TCKE", 0x4812c, 0 },
	{ "MC_UPCTL_TMOD", 0x48130, 0 },
	{ "MC_UPCTL_TRSTL", 0x48134, 0 },
	{ "MC_UPCTL_TZQCL", 0x48138, 0 },
	{ "MC_UPCTL_TMRR", 0x4813c, 0 },
	{ "MC_UPCTL_TCKESR", 0x48140, 0 },
	{ "MC_UPCTL_TDPD", 0x48144, 0 },
	{ "MC_UPCTL_ECCCFG", 0x48180, 0 },
		{ "inline_syn_en", 4, 1 },
		{ "ecc_en", 3, 1 },
		{ "ecc_intr_en", 2, 1 },
	{ "MC_UPCTL_ECCTST", 0x48184, 0 },
	{ "MC_UPCTL_ECCCLR", 0x48188, 0 },
		{ "clr_ecc_log", 1, 1 },
		{ "clr_ecc_intr", 0, 1 },
	{ "MC_UPCTL_ECCLOG", 0x4818c, 0 },
	{ "MC_UPCTL_DTUWACTL", 0x48200, 0 },
		{ "dtu_wr_rank", 30, 2 },
		{ "dtu_wr_row0", 13, 16 },
		{ "dtu_wr_bank", 10, 3 },
		{ "dtu_wr_col", 0, 10 },
	{ "MC_UPCTL_DTURACTL", 0x48204, 0 },
		{ "dtu_rd_rank", 30, 2 },
		{ "dtu_rd_row0", 13, 16 },
		{ "dtu_rd_bank", 10, 3 },
		{ "dtu_rd_col", 0, 10 },
	{ "MC_UPCTL_DTUCFG", 0x48208, 0 },
		{ "dtu_row_increments", 16, 7 },
		{ "dtu_wr_multi_rd", 15, 1 },
		{ "dtu_data_mask_en", 14, 1 },
		{ "dtu_target_lane", 10, 4 },
		{ "dtu_generate_random", 9, 1 },
		{ "dtu_incr_banks", 8, 1 },
		{ "dtu_incr_cols", 7, 1 },
		{ "dtu_nalen", 1, 6 },
		{ "dtu_enable", 0, 1 },
	{ "MC_UPCTL_DTUECTL", 0x4820c, 0 },
		{ "wr_multi_rd_rst", 2, 1 },
		{ "run_error_reports", 1, 1 },
		{ "run_dtu", 0, 1 },
	{ "MC_UPCTL_DTUWD0", 0x48210, 0 },
		{ "dtu_wr_byte3", 24, 8 },
		{ "dtu_wr_byte2", 16, 8 },
		{ "dtu_wr_byte1", 8, 8 },
		{ "dtu_wr_byte0", 0, 8 },
	{ "MC_UPCTL_DTUWD1", 0x48214, 0 },
		{ "dtu_wr_byte7", 24, 8 },
		{ "dtu_wr_byte6", 16, 8 },
		{ "dtu_wr_byte5", 8, 8 },
		{ "dtu_wr_byte4", 0, 8 },
	{ "MC_UPCTL_DTUWD2", 0x48218, 0 },
		{ "dtu_wr_byte11", 24, 8 },
		{ "dtu_wr_byte10", 16, 8 },
		{ "dtu_wr_byte9", 8, 8 },
		{ "dtu_wr_byte8", 0, 8 },
	{ "MC_UPCTL_DTUWD3", 0x4821c, 0 },
		{ "dtu_wr_byte15", 24, 8 },
		{ "dtu_wr_byte14", 16, 8 },
		{ "dtu_wr_byte13", 8, 8 },
		{ "dtu_wr_byte12", 0, 8 },
	{ "MC_UPCTL_DTUWDM", 0x48220, 0 },
	{ "MC_UPCTL_DTURD0", 0x48224, 0 },
		{ "dtu_rd_byte3", 24, 8 },
		{ "dtu_rd_byte2", 16, 8 },
		{ "dtu_rd_byte1", 8, 8 },
		{ "dtu_rd_byte0", 0, 8 },
	{ "MC_UPCTL_DTURD1", 0x48228, 0 },
		{ "dtu_rd_byte7", 24, 8 },
		{ "dtu_rd_byte6", 16, 8 },
		{ "dtu_rd_byte5", 8, 8 },
		{ "dtu_rd_byte4", 0, 8 },
	{ "MC_UPCTL_DTURD2", 0x4822c, 0 },
		{ "dtu_rd_byte11", 24, 8 },
		{ "dtu_rd_byte10", 16, 8 },
		{ "dtu_rd_byte9", 8, 8 },
		{ "dtu_rd_byte8", 0, 8 },
	{ "MC_UPCTL_DTURD3", 0x48230, 0 },
		{ "dtu_rd_byte15", 24, 8 },
		{ "dtu_rd_byte14", 16, 8 },
		{ "dtu_rd_byte13", 8, 8 },
		{ "dtu_rd_byte12", 0, 8 },
	{ "MC_UPCTL_DTULFSRWD", 0x48234, 0 },
	{ "MC_UPCTL_DTULFSRRD", 0x48238, 0 },
	{ "MC_UPCTL_DTUEAF", 0x4823c, 0 },
		{ "ea_rank", 30, 2 },
		{ "ea_row0", 13, 16 },
		{ "ea_bank", 10, 3 },
		{ "ea_column", 0, 10 },
	{ "MC_UPCTL_DFITCTRLDELAY", 0x48240, 0 },
	{ "MC_UPCTL_DFIODTCFG", 0x48244, 0 },
		{ "rank3_odt_default", 28, 1 },
		{ "rank3_odt_write_sel", 27, 1 },
		{ "rank3_odt_write_nsel", 26, 1 },
		{ "rank3_odt_read_sel", 25, 1 },
		{ "rank3_odt_read_nsel", 24, 1 },
		{ "rank2_odt_default", 20, 1 },
		{ "rank2_odt_write_sel", 19, 1 },
		{ "rank2_odt_write_nsel", 18, 1 },
		{ "rank2_odt_read_sel", 17, 1 },
		{ "rank2_odt_read_nsel", 16, 1 },
		{ "rank1_odt_default", 12, 1 },
		{ "rank1_odt_write_sel", 11, 1 },
		{ "rank1_odt_write_nsel", 10, 1 },
		{ "rank1_odt_read_sel", 9, 1 },
		{ "rank1_odt_read_nsel", 8, 1 },
		{ "rank0_odt_default", 4, 1 },
		{ "rank0_odt_write_sel", 3, 1 },
		{ "rank0_odt_write_nsel", 2, 1 },
		{ "rank0_odt_read_sel", 1, 1 },
		{ "rank0_odt_read_nsel", 0, 1 },
	{ "MC_UPCTL_DFIODTCFG1", 0x48248, 0 },
		{ "odt_len_b8_r", 24, 3 },
		{ "odt_len_bl8_w", 16, 3 },
		{ "odt_lat_r", 8, 5 },
		{ "odt_lat_w", 0, 5 },
	{ "MC_UPCTL_DFIODTRANKMAP", 0x4824c, 0 },
		{ "odt_rank_map3", 12, 4 },
		{ "odt_rank_map2", 8, 4 },
		{ "odt_rank_map1", 4, 4 },
		{ "odt_rank_map0", 0, 4 },
	{ "MC_UPCTL_DFITPHYWRDATA", 0x48250, 0 },
	{ "MC_UPCTL_DFITPHYWRLAT", 0x48254, 0 },
	{ "MC_UPCTL_DFITRDDATAEN", 0x48260, 0 },
	{ "MC_UPCTL_DFITPHYRDLAT", 0x48264, 0 },
	{ "MC_UPCTL_DFITPHYUPDTYPE0", 0x48270, 0 },
	{ "MC_UPCTL_DFITPHYUPDTYPE1", 0x48274, 0 },
	{ "MC_UPCTL_DFITPHYUPDTYPE2", 0x48278, 0 },
	{ "MC_UPCTL_DFITPHYUPDTYPE3", 0x4827c, 0 },
	{ "MC_UPCTL_DFITCTRLUPDMIN", 0x48280, 0 },
	{ "MC_UPCTL_DFITCTRLUPDMAX", 0x48284, 0 },
	{ "MC_UPCTL_DFITCTRLUPDDLY", 0x48288, 0 },
	{ "MC_UPCTL_DFIUPDCFG", 0x48290, 0 },
		{ "dfi_phyupd_en", 1, 1 },
		{ "dfi_ctrlupd_en", 0, 1 },
	{ "MC_UPCTL_DFITREFMSKI", 0x48294, 0 },
	{ "MC_UPCTL_DFITCTRLUPDI", 0x48298, 0 },
	{ "MC_UPCTL_DFITRCFG0", 0x482ac, 0 },
		{ "dfi_wrlvl_rank_sel", 16, 4 },
		{ "dfi_rdlvl_edge", 4, 9 },
		{ "dfi_rdlvl_rank_sel", 0, 4 },
	{ "MC_UPCTL_DFITRSTAT0", 0x482b0, 0 },
		{ "dfi_wrlvl_mode", 16, 2 },
		{ "dfi_rdlvl_gate_mode", 8, 2 },
		{ "dfi_rdlvl_mode", 0, 2 },
	{ "MC_UPCTL_DFITRWRLVLEN", 0x482b4, 0 },
	{ "MC_UPCTL_DFITRRDLVLEN", 0x482b8, 0 },
	{ "MC_UPCTL_DFITRRDLVLGATEEN", 0x482bc, 0 },
	{ "MC_UPCTL_DFISTSTAT0", 0x482c0, 0 },
		{ "dfi_data_byte_disable", 16, 9 },
		{ "dfi_freq_ratio", 4, 2 },
		{ "dfi_init_start0", 1, 1 },
		{ "dfi_init_complete", 0, 1 },
	{ "MC_UPCTL_DFISTCFG0", 0x482c4, 0 },
		{ "dfi_data_byte_disable_en", 2, 1 },
		{ "dfi_freq_ratio_en", 1, 1 },
		{ "dfi_init_start", 0, 1 },
	{ "MC_UPCTL_DFISTCFG1", 0x482c8, 0 },
		{ "dfi_dram_clk_disable_en_dpd", 1, 1 },
		{ "dfi_dram_clk_disable_en", 0, 1 },
	{ "MC_UPCTL_DFITDRAMCLKEN", 0x482d0, 0 },
	{ "MC_UPCTL_DFITDRAMCLKDIS", 0x482d4, 0 },
	{ "MC_UPCTL_DFISTCFG2", 0x482d8, 0 },
		{ "parity_en", 1, 1 },
		{ "parity_intr_en", 0, 1 },
	{ "MC_UPCTL_DFISTPARCLR", 0x482dc, 0 },
		{ "parity_log_clr", 1, 1 },
		{ "parity_intr_clr", 0, 1 },
	{ "MC_UPCTL_DFISTPARLOG", 0x482e0, 0 },
	{ "MC_UPCTL_DFILPCFG0", 0x482f0, 0 },
		{ "dfi_lp_wakeup_dpd", 28, 4 },
		{ "dfi_lp_en_dpd", 24, 1 },
		{ "dfi_tlp_resp", 16, 4 },
		{ "dfi_lp_en_sr", 8, 1 },
		{ "dfi_lp_wakeup_pd", 4, 4 },
		{ "dfi_lp_en_pd", 0, 1 },
	{ "MC_UPCTL_DFITRWRLVLRESP0", 0x48300, 0 },
	{ "MC_UPCTL_DFITRWRLVLRESP1", 0x48304, 0 },
	{ "MC_UPCTL_DFITRWRLVLRESP2", 0x48308, 0 },
	{ "MC_UPCTL_DFITRRDLVLRESP0", 0x4830c, 0 },
	{ "MC_UPCTL_DFITRRDLVLRESP1", 0x48310, 0 },
	{ "MC_UPCTL_DFITRRDLVLRESP2", 0x48314, 0 },
	{ "MC_UPCTL_DFITRWRLVLDELAY0", 0x48318, 0 },
	{ "MC_UPCTL_DFITRWRLVLDELAY1", 0x4831c, 0 },
	{ "MC_UPCTL_DFITRWRLVLDELAY2", 0x48320, 0 },
	{ "MC_UPCTL_DFITRRDLVLDELAY0", 0x48324, 0 },
	{ "MC_UPCTL_DFITRRDLVLDELAY1", 0x48328, 0 },
	{ "MC_UPCTL_DFITRRDLVLDELAY2", 0x4832c, 0 },
	{ "MC_UPCTL_DFITRRDLVLGATEDELAY0", 0x48330, 0 },
	{ "MC_UPCTL_DFITRRDLVLGATEDELAY1", 0x48334, 0 },
	{ "MC_UPCTL_DFITRRDLVLGATEDELAY2", 0x48338, 0 },
	{ "MC_UPCTL_DFITRCMD", 0x4833c, 0 },
		{ "dfitrcmd_start", 31, 1 },
		{ "dfitrcmd_en", 4, 9 },
		{ "dfitrcmd_opcode", 0, 2 },
	{ "MC_UPCTL_IPVR", 0x483f8, 0 },
	{ "MC_UPCTL_IPTR", 0x483fc, 0 },
	{ "MC_P_DDRPHY_RST_CTRL", 0x49300, 0 },
		{ "PHY_DRAM_WL", 17, 5 },
		{ "PHY_CALIB_DONE", 5, 1 },
		{ "CTL_CAL_REQ", 4, 1 },
		{ "CTL_CKE", 3, 1 },
		{ "CTL_RST_N", 2, 1 },
		{ "DDRIO_ENABLE", 1, 1 },
		{ "PHY_RST_N", 0, 1 },
	{ "MC_P_PERFORMANCE_CTRL", 0x49304, 0 },
		{ "STALL_CHK_BIT", 2, 1 },
		{ "DDR3_BRC_MODE", 1, 1 },
		{ "RMW_PERF_CTRL", 0, 1 },
	{ "MC_P_ECC_CTRL", 0x49308, 0 },
		{ "ECC_BYPASS_BIST", 1, 1 },
		{ "ECC_DISABLE", 0, 1 },
	{ "MC_P_PAR_ENABLE", 0x4930c, 0 },
		{ "ECC_UE_PAR_ENABLE", 3, 1 },
		{ "ECC_CE_PAR_ENABLE", 2, 1 },
		{ "PERR_REG_INT_ENABLE", 1, 1 },
		{ "PERR_BLK_INT_ENABLE", 0, 1 },
	{ "MC_P_PAR_CAUSE", 0x49310, 0 },
		{ "ECC_UE_PAR_CAUSE", 3, 1 },
		{ "ECC_CE_PAR_CAUSE", 2, 1 },
		{ "FIFOR_PAR_CAUSE", 1, 1 },
		{ "RDATA_FIFOR_PAR_CAUSE", 0, 1 },
	{ "MC_P_INT_ENABLE", 0x49314, 0 },
		{ "ECC_UE_INT_ENABLE", 2, 1 },
		{ "ECC_CE_INT_ENABLE", 1, 1 },
		{ "PERR_INT_ENABLE", 0, 1 },
	{ "MC_P_INT_CAUSE", 0x49318, 0 },
		{ "ECC_UE_INT_CAUSE", 2, 1 },
		{ "ECC_CE_INT_CAUSE", 1, 1 },
		{ "PERR_INT_CAUSE", 0, 1 },
	{ "MC_P_ECC_STATUS", 0x4931c, 0 },
		{ "ECC_CECNT", 16, 16 },
		{ "ECC_UECNT", 0, 16 },
	{ "MC_P_PHY_CTRL", 0x49320, 0 },
	{ "MC_P_STATIC_CFG_STATUS", 0x49324, 0 },
		{ "STATIC_AWEN", 23, 1 },
		{ "STATIC_SWLAT", 18, 5 },
		{ "STATIC_WLAT", 17, 1 },
		{ "STATIC_ALIGN", 16, 1 },
		{ "STATIC_SLAT", 11, 5 },
		{ "STATIC_LAT", 10, 1 },
		{ "STATIC_MODE", 9, 1 },
		{ "STATIC_DEN", 6, 3 },
		{ "STATIC_ORG", 5, 1 },
		{ "STATIC_RKS", 4, 1 },
		{ "STATIC_WIDTH", 1, 3 },
		{ "STATIC_SLOW", 0, 1 },
	{ "MC_P_CORE_PCTL_STAT", 0x49328, 0 },
	{ "MC_P_DEBUG_CNT", 0x4932c, 0 },
		{ "WDATA_OCNT", 8, 5 },
		{ "RDATA_OCNT", 0, 5 },
	{ "MC_CE_ERR_DATA_RDATA", 0x49330, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x49334, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x49338, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x4933c, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x49340, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x49344, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x49348, 0 },
	{ "MC_CE_ERR_DATA_RDATA", 0x4934c, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x49350, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x49354, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x49358, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x4935c, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x49360, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x49364, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x49368, 0 },
	{ "MC_CE_COR_DATA_RDATA", 0x4936c, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x49370, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x49374, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x49378, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x4937c, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x49380, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x49384, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x49388, 0 },
	{ "MC_UE_ERR_DATA_RDATA", 0x4938c, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x49390, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x49394, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x49398, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x4939c, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x493a0, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x493a4, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x493a8, 0 },
	{ "MC_UE_COR_DATA_RDATA", 0x493ac, 0 },
	{ "MC_CE_ADDR", 0x493b0, 0 },
	{ "MC_UE_ADDR", 0x493b4, 0 },
	{ "MC_P_DEEP_SLEEP", 0x493b8, 0 },
		{ "SleepStatus", 1, 1 },
		{ "SleepReq", 0, 1 },
	{ "MC_P_FPGA_BONUS", 0x493bc, 0 },
	{ "MC_P_DEBUG_CFG", 0x493c0, 0 },
		{ "DEBUG_OR", 15, 1 },
		{ "DEBUG_HI", 14, 1 },
		{ "DEBUG_RPT", 13, 1 },
		{ "DEBUGPAGE", 10, 3 },
		{ "DEBUGSELH", 5, 5 },
		{ "DEBUGSELL", 0, 5 },
	{ "MC_P_DEBUG_RPT", 0x493c4, 0 },
	{ "MC_P_BIST_CMD", 0x49400, 0 },
		{ "START_BIST", 31, 1 },
		{ "BURST_LEN", 16, 2 },
		{ "BIST_CMD_GAP", 8, 8 },
		{ "BIST_OPCODE", 0, 2 },
	{ "MC_P_BIST_CMD_ADDR", 0x49404, 0 },
	{ "MC_P_BIST_CMD_LEN", 0x49408, 0 },
	{ "MC_P_BIST_DATA_PATTERN", 0x4940c, 0 },
	{ "MC_P_BIST_USER_WDATA0", 0x49414, 0 },
	{ "MC_P_BIST_USER_WDATA1", 0x49418, 0 },
	{ "MC_P_BIST_USER_WDATA2", 0x4941c, 0 },
		{ "USER_DATA_MASK", 8, 9 },
		{ "USER_DATA2", 0, 8 },
	{ "MC_P_BIST_NUM_ERR", 0x49480, 0 },
	{ "MC_P_BIST_ERR_FIRST_ADDR", 0x49484, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x49488, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x4948c, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x49490, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x49494, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x49498, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x4949c, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x494a0, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x494a4, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x494a8, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x494ac, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x494b0, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x494b4, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x494b8, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x494bc, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x494c0, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x494c4, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x494c8, 0 },
	{ "MC_P_BIST_STATUS_RDATA", 0x494cc, 0 },
	{ "MC_P_BIST_CRC_SEED", 0x494d0, 0 },
	{ NULL }
};

struct reg_info t5_edc_t50_regs[] = {
	{ "EDC_H_REF", 0x50000, 0 },
		{ "SleepStatus", 31, 1 },
		{ "SleepReq", 30, 1 },
		{ "PING_PONG", 29, 1 },
		{ "EDC_INST_NUM", 18, 1 },
		{ "ENABLE_PERF", 17, 1 },
		{ "ECC_BYPASS", 16, 1 },
		{ "RefFreq", 0, 16 },
	{ "EDC_H_BIST_CMD", 0x50004, 0 },
		{ "START_BIST", 31, 1 },
		{ "BURST_LEN", 16, 2 },
		{ "BIST_CMD_GAP", 8, 8 },
		{ "BIST_OPCODE", 0, 2 },
	{ "EDC_H_BIST_CMD_ADDR", 0x50008, 0 },
	{ "EDC_H_BIST_CMD_LEN", 0x5000c, 0 },
	{ "EDC_H_BIST_DATA_PATTERN", 0x50010, 0 },
	{ "EDC_H_BIST_USER_WDATA0", 0x50014, 0 },
	{ "EDC_H_BIST_USER_WDATA1", 0x50018, 0 },
	{ "EDC_H_BIST_USER_WDATA2", 0x5001c, 0 },
		{ "USER_DATA_MASK", 8, 9 },
		{ "USER_DATA2", 0, 8 },
	{ "EDC_H_BIST_NUM_ERR", 0x50020, 0 },
	{ "EDC_H_BIST_ERR_FIRST_ADDR", 0x50024, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50028, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x5002c, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50030, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50034, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50038, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x5003c, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50040, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50044, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50048, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x5004c, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50050, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50054, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50058, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x5005c, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50060, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50064, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50068, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x5006c, 0 },
	{ "EDC_H_PAR_ENABLE", 0x50070, 0 },
		{ "ECC_UE_PAR_ENABLE", 2, 1 },
		{ "ECC_CE_PAR_ENABLE", 1, 1 },
		{ "PERR_PAR_ENABLE", 0, 1 },
	{ "EDC_H_INT_ENABLE", 0x50074, 0 },
		{ "ECC_UE_INT_ENABLE", 2, 1 },
		{ "ECC_CE_INT_ENABLE", 1, 1 },
		{ "PERR_INT_ENABLE", 0, 1 },
	{ "EDC_H_INT_CAUSE", 0x50078, 0 },
		{ "ECC_UE_INT0_CAUSE", 5, 1 },
		{ "ECC_CE_INT0_CAUSE", 4, 1 },
		{ "PERR_INT0_CAUSE", 3, 1 },
		{ "ECC_UE_INT_CAUSE", 2, 1 },
		{ "ECC_CE_INT_CAUSE", 1, 1 },
		{ "PERR_INT_CAUSE", 0, 1 },
	{ "EDC_H_ECC_STATUS", 0x5007c, 0 },
		{ "ECC_CECNT", 16, 16 },
		{ "ECC_UECNT", 0, 16 },
	{ "EDC_H_ECC_ERR_SEL", 0x50080, 0 },
	{ "EDC_H_ECC_ERR_ADDR", 0x50084, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x50090, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x50094, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x50098, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x5009c, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x500a0, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x500a4, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x500a8, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x500ac, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x500b0, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x500b4, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x500b8, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x500bc, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x500c0, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x500c4, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x500c8, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x500cc, 0 },
	{ "EDC_H_BIST_CRC_SEED", 0x50400, 0 },
	{ NULL }
};

struct reg_info t5_edc_t51_regs[] = {
	{ "EDC_H_REF", 0x50800, 0 },
		{ "SleepStatus", 31, 1 },
		{ "SleepReq", 30, 1 },
		{ "PING_PONG", 29, 1 },
		{ "EDC_INST_NUM", 18, 1 },
		{ "ENABLE_PERF", 17, 1 },
		{ "ECC_BYPASS", 16, 1 },
		{ "RefFreq", 0, 16 },
	{ "EDC_H_BIST_CMD", 0x50804, 0 },
		{ "START_BIST", 31, 1 },
		{ "BURST_LEN", 16, 2 },
		{ "BIST_CMD_GAP", 8, 8 },
		{ "BIST_OPCODE", 0, 2 },
	{ "EDC_H_BIST_CMD_ADDR", 0x50808, 0 },
	{ "EDC_H_BIST_CMD_LEN", 0x5080c, 0 },
	{ "EDC_H_BIST_DATA_PATTERN", 0x50810, 0 },
	{ "EDC_H_BIST_USER_WDATA0", 0x50814, 0 },
	{ "EDC_H_BIST_USER_WDATA1", 0x50818, 0 },
	{ "EDC_H_BIST_USER_WDATA2", 0x5081c, 0 },
		{ "USER_DATA_MASK", 8, 9 },
		{ "USER_DATA2", 0, 8 },
	{ "EDC_H_BIST_NUM_ERR", 0x50820, 0 },
	{ "EDC_H_BIST_ERR_FIRST_ADDR", 0x50824, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50828, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x5082c, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50830, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50834, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50838, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x5083c, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50840, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50844, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50848, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x5084c, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50850, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50854, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50858, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x5085c, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50860, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50864, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x50868, 0 },
	{ "EDC_H_BIST_STATUS_RDATA", 0x5086c, 0 },
	{ "EDC_H_PAR_ENABLE", 0x50870, 0 },
		{ "ECC_UE_PAR_ENABLE", 2, 1 },
		{ "ECC_CE_PAR_ENABLE", 1, 1 },
		{ "PERR_PAR_ENABLE", 0, 1 },
	{ "EDC_H_INT_ENABLE", 0x50874, 0 },
		{ "ECC_UE_INT_ENABLE", 2, 1 },
		{ "ECC_CE_INT_ENABLE", 1, 1 },
		{ "PERR_INT_ENABLE", 0, 1 },
	{ "EDC_H_INT_CAUSE", 0x50878, 0 },
		{ "ECC_UE_INT0_CAUSE", 5, 1 },
		{ "ECC_CE_INT0_CAUSE", 4, 1 },
		{ "PERR_INT0_CAUSE", 3, 1 },
		{ "ECC_UE_INT_CAUSE", 2, 1 },
		{ "ECC_CE_INT_CAUSE", 1, 1 },
		{ "PERR_INT_CAUSE", 0, 1 },
	{ "EDC_H_ECC_STATUS", 0x5087c, 0 },
		{ "ECC_CECNT", 16, 16 },
		{ "ECC_UECNT", 0, 16 },
	{ "EDC_H_ECC_ERR_SEL", 0x50880, 0 },
	{ "EDC_H_ECC_ERR_ADDR", 0x50884, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x50890, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x50894, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x50898, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x5089c, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x508a0, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x508a4, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x508a8, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x508ac, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x508b0, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x508b4, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x508b8, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x508bc, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x508c0, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x508c4, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x508c8, 0 },
	{ "EDC_H_ECC_ERR_DATA_RDATA", 0x508cc, 0 },
	{ "EDC_H_BIST_CRC_SEED", 0x50c00, 0 },
	{ NULL }
};

struct reg_info t5_hma_t5_regs[] = {
	{ "HMA_TABLE_ACCESS", 0x51000, 0 },
		{ "TRIG", 31, 1 },
		{ "RW", 30, 1 },
		{ "L_SEL", 0, 4 },
	{ "HMA_TABLE_LINE0", 0x51004, 0 },
	{ "HMA_TABLE_LINE1", 0x51008, 0 },
	{ "HMA_TABLE_LINE2", 0x5100c, 0 },
	{ "HMA_TABLE_LINE3", 0x51010, 0 },
	{ "HMA_TABLE_LINE4", 0x51014, 0 },
	{ "HMA_TABLE_LINE5", 0x51018, 0 },
		{ "FID", 16, 11 },
		{ "NOS", 15, 1 },
		{ "RO", 14, 1 },
	{ "HMA_COOKIE", 0x5101c, 0 },
		{ "C_REQ", 31, 1 },
		{ "C_FID", 18, 11 },
		{ "C_VAL", 8, 10 },
		{ "C_SEL", 0, 4 },
	{ "HMA_PAR_ENABLE", 0x51300, 0 },
	{ "HMA_INT_ENABLE", 0x51304, 0 },
	{ "HMA_INT_CAUSE", 0x51308, 0 },
	{ NULL }
};