Defined in 34 files as a member:
- contrib/llvm-project/llvm/include/llvm/CodeGen/AsmPrinter.h, line 105 (as a member)
- contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/CombinerHelper.h, line 59 (as a member)
- contrib/llvm-project/llvm/include/llvm/CodeGen/MachinePipeliner.h, line 66 (as a member)
- contrib/llvm-project/llvm/include/llvm/CodeGen/MachineScheduler.h, line 122 (as a member)
- contrib/llvm-project/llvm/include/llvm/CodeGen/RDFGraph.h, line 873 (as a member)
- contrib/llvm-project/llvm/include/llvm/CodeGen/RDFLiveness.h, line 103 (as a member)
- contrib/llvm-project/llvm/lib/CodeGen/InlineSpiller.cpp, line 91 (as a member)
- contrib/llvm-project/llvm/lib/CodeGen/InlineSpiller.cpp, line 164 (as a member)
- contrib/llvm-project/llvm/lib/CodeGen/ShrinkWrap.cpp, line 113 (as a member)
- contrib/llvm-project/llvm/lib/CodeGen/SplitKit.h, line 264 (as a member)
- contrib/llvm-project/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp, line 404 (as a member)
- contrib/llvm-project/llvm/lib/Target/AArch64/GISel/AArch64PreLegalizerCombiner.cpp, line 76 (as a member)
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp, line 239 (as a member)
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp, line 42 (as a member)
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp, line 44 (as a member)
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp, line 174 (as a member)
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp, line 112 (as a member)
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp, line 58 (as a member)
- contrib/llvm-project/llvm/lib/Target/ARC/ARCOptAddrMode.cpp, line 62 (as a member)
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp, line 232 (as a member)
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp, line 967 (as a member)
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp, line 1789 (as a member)
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp, line 385 (as a member)
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp, line 217 (as a member)
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp, line 167 (as a member)
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp, line 573 (as a member)
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp, line 104 (as a member)
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp, line 85 (as a member)
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp, line 81 (as a member)
- contrib/llvm-project/llvm/lib/Target/Hexagon/RDFCopy.h, line 43 (as a member)
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp, line 149 (as a member)
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCCTRLoops.cpp, line 93 (as a member)
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp, line 96 (as a member)
- contrib/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp, line 95 (as a member)
Referenced in 58 files:
- contrib/llvm-project/clang/lib/AST/ASTDiagnostic.cpp
- contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/CombinerHelper.h, line 65
- contrib/llvm-project/llvm/include/llvm/CodeGen/LiveRangeCalc.h, line 192
- contrib/llvm-project/llvm/include/llvm/CodeGen/MachineLoopInfo.h
- contrib/llvm-project/llvm/include/llvm/CodeGen/RDFGraph.h, line 665
- contrib/llvm-project/llvm/include/llvm/CodeGen/RDFLiveness.h, line 55
- contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp
- contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp
- contrib/llvm-project/llvm/lib/CodeGen/InlineSpiller.cpp
- contrib/llvm-project/llvm/lib/CodeGen/LazyMachineBlockFrequencyInfo.cpp
- contrib/llvm-project/llvm/lib/CodeGen/LiveRangeCalc.cpp
- contrib/llvm-project/llvm/lib/CodeGen/MachineBasicBlock.cpp
- contrib/llvm-project/llvm/lib/CodeGen/MachineCSE.cpp, line 139
- contrib/llvm-project/llvm/lib/CodeGen/MachineLoopInfo.cpp
- contrib/llvm-project/llvm/lib/CodeGen/MachinePipeliner.cpp, line 219
- contrib/llvm-project/llvm/lib/CodeGen/MachineScheduler.cpp, line 377
- contrib/llvm-project/llvm/lib/CodeGen/PHIElimination.cpp
- contrib/llvm-project/llvm/lib/CodeGen/RDFGraph.cpp
- contrib/llvm-project/llvm/lib/CodeGen/RDFLiveness.cpp
- contrib/llvm-project/llvm/lib/CodeGen/ShrinkWrap.cpp
- contrib/llvm-project/llvm/lib/CodeGen/SplitKit.cpp
- contrib/llvm-project/llvm/lib/CodeGen/UnreachableBlockElim.cpp
- contrib/llvm-project/llvm/lib/CodeGen/XRayInstrumentation.cpp
- contrib/llvm-project/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp
- contrib/llvm-project/llvm/lib/Target/AArch64/GISel/AArch64PreLegalizerCombiner.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
- line 4741
- line 4791
- line 4792
- line 4793
- line 4795
- line 4796
- line 4852
- line 5149
- line 5155
- line 5173
- line 5179
- line 5185
- line 5190
- line 5195
- line 5200
- line 5205
- line 5211
- line 5213
- line 5218
- line 5223
- line 5390
- line 5401
- line 5409
- line 5501
- line 5510
- line 5535
- line 5545
- line 5612
- line 5822
- line 5885
- line 5886
- line 5894
- line 5958
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
- contrib/llvm-project/llvm/lib/Target/ARC/ARCOptAddrMode.cpp
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp
- contrib/llvm-project/llvm/lib/Target/Hexagon/RDFCopy.cpp, line 81
- contrib/llvm-project/llvm/lib/Target/Hexagon/RDFCopy.h, line 28
- contrib/llvm-project/llvm/lib/Target/Mips/MipsOptimizePICCall.cpp
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCCTRLoops.cpp
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp
- contrib/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyCFGSort.cpp
- contrib/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyCFGStackify.cpp
- contrib/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyExceptionInfo.cpp
- contrib/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyExceptionInfo.h
- contrib/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyMemIntrinsicResults.cpp
- contrib/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp
- contrib/llvm-project/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp
- contrib/llvm-project/llvm/lib/Target/X86/X86LoadValueInjectionLoadHardening.cpp