Training courses
Kernel and Embedded Linux
Bootlin training courses
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94
/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */ /* * Copyright (c) 2018 Baylibre SAS. * Author: Jerome Brunet <jbrunet@baylibre.com> */ #ifndef __AXG_AUDIO_CLKC_BINDINGS_H #define __AXG_AUDIO_CLKC_BINDINGS_H #define AUD_CLKID_DDR_ARB 29 #define AUD_CLKID_PDM 30 #define AUD_CLKID_TDMIN_A 31 #define AUD_CLKID_TDMIN_B 32 #define AUD_CLKID_TDMIN_C 33 #define AUD_CLKID_TDMIN_LB 34 #define AUD_CLKID_TDMOUT_A 35 #define AUD_CLKID_TDMOUT_B 36 #define AUD_CLKID_TDMOUT_C 37 #define AUD_CLKID_FRDDR_A 38 #define AUD_CLKID_FRDDR_B 39 #define AUD_CLKID_FRDDR_C 40 #define AUD_CLKID_TODDR_A 41 #define AUD_CLKID_TODDR_B 42 #define AUD_CLKID_TODDR_C 43 #define AUD_CLKID_LOOPBACK 44 #define AUD_CLKID_SPDIFIN 45 #define AUD_CLKID_SPDIFOUT 46 #define AUD_CLKID_RESAMPLE 47 #define AUD_CLKID_POWER_DETECT 48 #define AUD_CLKID_MST_A_MCLK 49 #define AUD_CLKID_MST_B_MCLK 50 #define AUD_CLKID_MST_C_MCLK 51 #define AUD_CLKID_MST_D_MCLK 52 #define AUD_CLKID_MST_E_MCLK 53 #define AUD_CLKID_MST_F_MCLK 54 #define AUD_CLKID_SPDIFOUT_CLK 55 #define AUD_CLKID_SPDIFIN_CLK 56 #define AUD_CLKID_PDM_DCLK 57 #define AUD_CLKID_PDM_SYSCLK 58 #define AUD_CLKID_MST_A_SCLK 79 #define AUD_CLKID_MST_B_SCLK 80 #define AUD_CLKID_MST_C_SCLK 81 #define AUD_CLKID_MST_D_SCLK 82 #define AUD_CLKID_MST_E_SCLK 83 #define AUD_CLKID_MST_F_SCLK 84 #define AUD_CLKID_MST_A_LRCLK 86 #define AUD_CLKID_MST_B_LRCLK 87 #define AUD_CLKID_MST_C_LRCLK 88 #define AUD_CLKID_MST_D_LRCLK 89 #define AUD_CLKID_MST_E_LRCLK 90 #define AUD_CLKID_MST_F_LRCLK 91 #define AUD_CLKID_TDMIN_A_SCLK_SEL 116 #define AUD_CLKID_TDMIN_B_SCLK_SEL 117 #define AUD_CLKID_TDMIN_C_SCLK_SEL 118 #define AUD_CLKID_TDMIN_LB_SCLK_SEL 119 #define AUD_CLKID_TDMOUT_A_SCLK_SEL 120 #define AUD_CLKID_TDMOUT_B_SCLK_SEL 121 #define AUD_CLKID_TDMOUT_C_SCLK_SEL 122 #define AUD_CLKID_TDMIN_A_SCLK 123 #define AUD_CLKID_TDMIN_B_SCLK 124 #define AUD_CLKID_TDMIN_C_SCLK 125 #define AUD_CLKID_TDMIN_LB_SCLK 126 #define AUD_CLKID_TDMOUT_A_SCLK 127 #define AUD_CLKID_TDMOUT_B_SCLK 128 #define AUD_CLKID_TDMOUT_C_SCLK 129 #define AUD_CLKID_TDMIN_A_LRCLK 130 #define AUD_CLKID_TDMIN_B_LRCLK 131 #define AUD_CLKID_TDMIN_C_LRCLK 132 #define AUD_CLKID_TDMIN_LB_LRCLK 133 #define AUD_CLKID_TDMOUT_A_LRCLK 134 #define AUD_CLKID_TDMOUT_B_LRCLK 135 #define AUD_CLKID_TDMOUT_C_LRCLK 136 #define AUD_CLKID_SPDIFOUT_B 151 #define AUD_CLKID_SPDIFOUT_B_CLK 152 #define AUD_CLKID_TDM_MCLK_PAD0 155 #define AUD_CLKID_TDM_MCLK_PAD1 156 #define AUD_CLKID_TDM_LRCLK_PAD0 157 #define AUD_CLKID_TDM_LRCLK_PAD1 158 #define AUD_CLKID_TDM_LRCLK_PAD2 159 #define AUD_CLKID_TDM_SCLK_PAD0 160 #define AUD_CLKID_TDM_SCLK_PAD1 161 #define AUD_CLKID_TDM_SCLK_PAD2 162 #define AUD_CLKID_TOP 163 #define AUD_CLKID_TORAM 164 #define AUD_CLKID_EQDRC 165 #define AUD_CLKID_RESAMPLE_B 166 #define AUD_CLKID_TOVAD 167 #define AUD_CLKID_LOCKER 168 #define AUD_CLKID_SPDIFIN_LB 169 #define AUD_CLKID_FRDDR_D 170 #define AUD_CLKID_TODDR_D 171 #define AUD_CLKID_LOOPBACK_B 172 #endif /* __AXG_AUDIO_CLKC_BINDINGS_H */