Defined in 1 files as a function:
Referenced in 90 files:
- contrib/llvm-project/llvm/include/llvm/CodeGen/CallingConvLower.h
- contrib/llvm-project/llvm/include/llvm/CodeGen/LiveIntervalCalc.h, line 54
- contrib/llvm-project/llvm/include/llvm/CodeGen/MachineBasicBlock.h
- contrib/llvm-project/llvm/include/llvm/CodeGen/MachineFunction.h, line 696
- contrib/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h
- contrib/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h
- contrib/llvm-project/llvm/include/llvm/CodeGen/Register.h
- contrib/llvm-project/llvm/include/llvm/CodeGen/TargetInstrInfo.h
- contrib/llvm-project/llvm/include/llvm/CodeGen/TargetRegisterInfo.h
- contrib/llvm-project/llvm/include/llvm/MC/MCRegister.h
- contrib/llvm-project/llvm/include/llvm/MC/MCRegisterInfo.h
- contrib/llvm-project/llvm/include/llvm/MC/MCStreamer.h
- contrib/llvm-project/llvm/lib/CodeGen/CallingConvLower.cpp, line 65
- contrib/llvm-project/llvm/lib/CodeGen/MachineBasicBlock.cpp
- contrib/llvm-project/llvm/lib/CodeGen/MachineFunction.cpp, line 662
- contrib/llvm-project/llvm/lib/CodeGen/MachineInstr.cpp, line 2000
- contrib/llvm-project/llvm/lib/CodeGen/MachineOperand.cpp, line 87
- contrib/llvm-project/llvm/lib/CodeGen/MachineRegisterInfo.cpp
- contrib/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp
- contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
- contrib/llvm-project/llvm/lib/CodeGen/TargetRegisterInfo.cpp
- contrib/llvm-project/llvm/lib/MC/MCAsmStreamer.cpp
- contrib/llvm-project/llvm/lib/MC/MCRegisterInfo.cpp
- contrib/llvm-project/llvm/lib/MC/MCStreamer.cpp
- contrib/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.h
- contrib/llvm-project/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp, line 804
- contrib/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AArch64/AArch64RegisterInfo.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp, line 275
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.h
- contrib/llvm-project/llvm/lib/Target/ARC/ARCInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/ARC/ARCInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp, line 223
- contrib/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h, line 137
- contrib/llvm-project/llvm/lib/Target/ARM/Thumb1InstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/ARM/Thumb1InstrInfo.h
- contrib/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.h
- contrib/llvm-project/llvm/lib/Target/AVR/AVRInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AVR/AVRInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/BPF/BPFInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/BPF/BPFInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/Lanai/LanaiInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/MSP430/MSP430InstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/MSP430/MSP430InstrInfo.h
- contrib/llvm-project/llvm/lib/Target/Mips/Mips16InstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/Mips/Mips16InstrInfo.h
- contrib/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/Mips/MipsSEInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/NVPTX/NVPTXInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/NVPTX/NVPTXInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCISelLowering.cpp
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp, line 364
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCRegisterInfo.h, line 94
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCSubtarget.h
- contrib/llvm-project/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/RISCV/RISCVInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp
- contrib/llvm-project/llvm/lib/Target/RISCV/RISCVRegisterInfo.h
- contrib/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/Sparc/SparcInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/VE/VEInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/VE/VEInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/VE/VERegisterInfo.cpp, line 88
- contrib/llvm-project/llvm/lib/Target/VE/VERegisterInfo.h, line 33
- contrib/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h
- contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp
- contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h
- contrib/llvm-project/llvm/lib/Target/X86/X86InstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/X86/X86InstrInfo.h
- contrib/llvm-project/llvm/lib/Target/XCore/XCoreInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/XCore/XCoreInstrInfo.h