Defined in 1 files as a member:
Referenced in 70 files:
- contrib/llvm-project/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp
- contrib/llvm-project/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp, line 6926
- contrib/llvm-project/llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/R600MCCodeEmitter.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp, line 306
- contrib/llvm-project/llvm/lib/Target/AMDGPU/R600Defines.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/R600InstrInfo.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIPostRABundler.cpp
- contrib/llvm-project/llvm/lib/Target/ARC/ARCInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.h, line 824
- contrib/llvm-project/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp
- contrib/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp, line 266
- contrib/llvm-project/llvm/lib/Target/ARM/ARMFrameLowering.cpp, line 1552
- contrib/llvm-project/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp
- contrib/llvm-project/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp
- contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp, line 10526
- contrib/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp
- contrib/llvm-project/llvm/lib/Target/ARM/MLxExpansionPass.cpp
- contrib/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp, line 479
- contrib/llvm-project/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp, line 370
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp, line 222
- contrib/llvm-project/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp
- contrib/llvm-project/llvm/lib/Target/Mips/MipsInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/NVPTX/NVPTXAsmPrinter.cpp
- contrib/llvm-project/llvm/lib/Target/NVPTX/NVPTXReplaceImageHandles.cpp
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCHazardRecognizers.cpp
- contrib/llvm-project/llvm/lib/Target/PowerPC/PPCInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp, line 2279
- contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp, line 265
- contrib/llvm-project/llvm/lib/Target/SystemZ/SystemZElimCompare.cpp
- contrib/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp, line 306
- contrib/llvm-project/llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp
- contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86ATTInstPrinter.cpp
- contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp
- contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86BaseInfo.h
- contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp
- contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86InstPrinterCommon.cpp
- contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86IntelInstPrinter.cpp
- contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp
- contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp
- contrib/llvm-project/llvm/lib/Target/X86/X86AvoidStoreForwardingBlocks.cpp, line 293
- contrib/llvm-project/llvm/lib/Target/X86/X86DiscriminateMemOps.cpp, line 129
- contrib/llvm-project/llvm/lib/Target/X86/X86DomainReassignment.cpp
- contrib/llvm-project/llvm/lib/Target/X86/X86EvexToVex.cpp
- contrib/llvm-project/llvm/lib/Target/X86/X86FixupLEAs.cpp, line 462
- contrib/llvm-project/llvm/lib/Target/X86/X86FloatingPoint.cpp, line 420
- contrib/llvm-project/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp
- contrib/llvm-project/llvm/lib/Target/X86/X86InsertPrefetch.cpp, line 195
- contrib/llvm-project/llvm/lib/Target/X86/X86InstrFMA3Info.cpp
- contrib/llvm-project/llvm/lib/Target/X86/X86InstrFMA3Info.h, line 93
- contrib/llvm-project/llvm/lib/Target/X86/X86InstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/X86/X86InstrInfo.h, line 550
- contrib/llvm-project/llvm/lib/Target/X86/X86LoadValueInjectionLoadHardening.cpp, line 785
- contrib/llvm-project/llvm/lib/Target/X86/X86MCInstLower.cpp
- contrib/llvm-project/llvm/lib/Target/X86/X86OptimizeLEAs.cpp
- contrib/llvm-project/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp