Defined in 1 files as a prototype:
Defined in 1 files as a function:
Referenced in 77 files:
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUHSAMetadataStreamer.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.cpp, line 27
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPULowerKernelArguments.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUMachineFunction.h, line 18
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp, line 581
- contrib/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp, line 44
- contrib/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/GCNRegPressure.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/GCNSchedStrategy.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIAnnotateControlFlow.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIFixVGPRCopies.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIFixupVectorISel.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIFrameLowering.h, line 19
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.cpp
- line 125
- line 854
- line 1011
- line 1016
- line 1097
- line 1153
- line 2007
- line 2007
- line 3137
- line 3137
- line 3375
- line 3375
- line 3475
- line 3475
- line 3593
- line 3666
- line 3773
- line 3773
- line 3812
- line 3812
- line 3884
- line 3884
- line 4039
- line 4039
- line 4129
- line 4129
- line 5060
- line 5075
- line 5087
- line 5100
- line 5804
- line 5804
- line 6391
- line 7297
- line 7297
- line 8149
- line 11320
- line 11320
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIISelLowering.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIInsertHardClauses.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIInstrInfo.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIModeRegister.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIPostRABundler.cpp, line 91
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIRegisterInfo.h
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIRemoveShortExecBranches.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp
- contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp, line 1393
- contrib/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h