1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 | /* * pcic.h: JavaEngine 1 specific PCI definitions. * * Copyright (C) 1998 V. Roganov and G. Raiko */ #ifndef __SPARC_PCIC_H #define __SPARC_PCIC_H #ifndef __ASSEMBLY__ #include <linux/types.h> #include <linux/smp.h> #include <linux/pci.h> #include <linux/ioport.h> #include <asm/pbm.h> struct linux_pcic { void __iomem *pcic_regs; unsigned long pcic_io; void __iomem *pcic_config_space_addr; void __iomem *pcic_config_space_data; struct resource pcic_res_regs; struct resource pcic_res_io; struct resource pcic_res_cfg_addr; struct resource pcic_res_cfg_data; struct linux_pbm_info pbm; struct pcic_ca2irq *pcic_imap; int pcic_imdim; }; #ifdef [31mCONFIG_PCIC_PCI[0m int pcic_present(void); int pcic_probe(void); void pci_time_init(void); void sun4m_pci_init_IRQ(void); #else static inline int pcic_present(void) { return 0; } static inline int pcic_probe(void) { return 0; } static inline void pci_time_init(void) {} static inline void sun4m_pci_init_IRQ(void) {} #endif #endif /* Size of PCI I/O space which we relocate. */ #define PCI_SPACE_SIZE 0x1000000 /* 16 MB */ /* PCIC Register Set. */ #define PCI_DIAGNOSTIC_0 0x40 /* 32 bits */ #define PCI_SIZE_0 0x44 /* 32 bits */ #define PCI_SIZE_1 0x48 /* 32 bits */ #define PCI_SIZE_2 0x4c /* 32 bits */ #define PCI_SIZE_3 0x50 /* 32 bits */ #define PCI_SIZE_4 0x54 /* 32 bits */ #define PCI_SIZE_5 0x58 /* 32 bits */ #define PCI_PIO_CONTROL 0x60 /* 8 bits */ #define PCI_DVMA_CONTROL 0x62 /* 8 bits */ #define PCI_DVMA_CONTROL_INACTIVITY_REQ (1<<0) #define PCI_DVMA_CONTROL_IOTLB_ENABLE (1<<0) #define PCI_DVMA_CONTROL_IOTLB_DISABLE 0 #define PCI_DVMA_CONTROL_INACTIVITY_ACK (1<<4) #define PCI_INTERRUPT_CONTROL 0x63 /* 8 bits */ #define PCI_CPU_INTERRUPT_PENDING 0x64 /* 32 bits */ #define PCI_DIAGNOSTIC_1 0x68 /* 16 bits */ #define PCI_SOFTWARE_INT_CLEAR 0x6a /* 16 bits */ #define PCI_SOFTWARE_INT_SET 0x6e /* 16 bits */ #define PCI_SYS_INT_PENDING 0x70 /* 32 bits */ #define PCI_SYS_INT_PENDING_PIO 0x40000000 #define PCI_SYS_INT_PENDING_DMA 0x20000000 #define PCI_SYS_INT_PENDING_PCI 0x10000000 #define PCI_SYS_INT_PENDING_APSR 0x08000000 #define PCI_SYS_INT_TARGET_MASK 0x74 /* 32 bits */ #define PCI_SYS_INT_TARGET_MASK_CLEAR 0x78 /* 32 bits */ #define PCI_SYS_INT_TARGET_MASK_SET 0x7c /* 32 bits */ #define PCI_SYS_INT_PENDING_CLEAR 0x83 /* 8 bits */ #define PCI_SYS_INT_PENDING_CLEAR_ALL 0x80 #define PCI_SYS_INT_PENDING_CLEAR_PIO 0x40 #define PCI_SYS_INT_PENDING_CLEAR_DMA 0x20 #define PCI_SYS_INT_PENDING_CLEAR_PCI 0x10 #define PCI_IOTLB_CONTROL 0x84 /* 8 bits */ #define PCI_INT_SELECT_LO 0x88 /* 16 bits */ #define PCI_ARBITRATION_SELECT 0x8a /* 16 bits */ #define PCI_INT_SELECT_HI 0x8c /* 16 bits */ #define PCI_HW_INT_OUTPUT 0x8e /* 16 bits */ #define PCI_IOTLB_RAM_INPUT 0x90 /* 32 bits */ #define PCI_IOTLB_CAM_INPUT 0x94 /* 32 bits */ #define PCI_IOTLB_RAM_OUTPUT 0x98 /* 32 bits */ #define PCI_IOTLB_CAM_OUTPUT 0x9c /* 32 bits */ #define PCI_SMBAR0 0xa0 /* 8 bits */ #define PCI_MSIZE0 0xa1 /* 8 bits */ #define PCI_PMBAR0 0xa2 /* 8 bits */ #define PCI_SMBAR1 0xa4 /* 8 bits */ #define PCI_MSIZE1 0xa5 /* 8 bits */ #define PCI_PMBAR1 0xa6 /* 8 bits */ #define PCI_SIBAR 0xa8 /* 8 bits */ #define PCI_SIBAR_ADDRESS_MASK 0xf #define PCI_ISIZE 0xa9 /* 8 bits */ #define PCI_ISIZE_16M 0xf #define PCI_ISIZE_32M 0xe #define PCI_ISIZE_64M 0xc #define PCI_ISIZE_128M 0x8 #define PCI_ISIZE_256M 0x0 #define PCI_PIBAR 0xaa /* 8 bits */ #define PCI_CPU_COUNTER_LIMIT_HI 0xac /* 32 bits */ #define PCI_CPU_COUNTER_LIMIT_LO 0xb0 /* 32 bits */ #define PCI_CPU_COUNTER_LIMIT 0xb4 /* 32 bits */ #define PCI_SYS_LIMIT 0xb8 /* 32 bits */ #define PCI_SYS_COUNTER 0xbc /* 32 bits */ #define PCI_SYS_COUNTER_OVERFLOW (1<<31) /* Limit reached */ #define PCI_SYS_LIMIT_PSEUDO 0xc0 /* 32 bits */ #define PCI_USER_TIMER_CONTROL 0xc4 /* 8 bits */ #define PCI_USER_TIMER_CONFIG 0xc5 /* 8 bits */ #define PCI_COUNTER_IRQ 0xc6 /* 8 bits */ #define PCI_COUNTER_IRQ_SET(sys_irq, cpu_irq) ((((sys_irq) & 0xf) << 4) | \ ((cpu_irq) & 0xf)) #define PCI_COUNTER_IRQ_SYS(v) (((v) >> 4) & 0xf) #define PCI_COUNTER_IRQ_CPU(v) ((v) & 0xf) #define PCI_PIO_ERROR_COMMAND 0xc7 /* 8 bits */ #define PCI_PIO_ERROR_ADDRESS 0xc8 /* 32 bits */ #define PCI_IOTLB_ERROR_ADDRESS 0xcc /* 32 bits */ #define PCI_SYS_STATUS 0xd0 /* 8 bits */ #define PCI_SYS_STATUS_RESET_ENABLE (1<<0) #define PCI_SYS_STATUS_RESET (1<<1) #define PCI_SYS_STATUS_WATCHDOG_RESET (1<<4) #define PCI_SYS_STATUS_PCI_RESET (1<<5) #define PCI_SYS_STATUS_PCI_RESET_ENABLE (1<<6) #define PCI_SYS_STATUS_PCI_SATTELITE_MODE (1<<7) #endif /* !(__SPARC_PCIC_H) */ |