Training courses
Kernel and Embedded Linux
Bootlin training courses
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776
/* * cs42l42.h -- CS42L42 ALSA SoC audio driver header * * Copyright 2016 Cirrus Logic, Inc. * * Author: James Schulman <james.schulman@cirrus.com> * Author: Brian Austin <brian.austin@cirrus.com> * Author: Michael White <michael.white@cirrus.com> * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * */ #ifndef __CS42L42_H__ #define __CS42L42_H__ #define CS42L42_PAGE_REGISTER 0x00 /* Page Select Register */ #define CS42L42_WIN_START 0x00 #define CS42L42_WIN_LEN 0x100 #define CS42L42_RANGE_MIN 0x00 #define CS42L42_RANGE_MAX 0x7F #define CS42L42_PAGE_10 0x1000 #define CS42L42_PAGE_11 0x1100 #define CS42L42_PAGE_12 0x1200 #define CS42L42_PAGE_13 0x1300 #define CS42L42_PAGE_15 0x1500 #define CS42L42_PAGE_19 0x1900 #define CS42L42_PAGE_1B 0x1B00 #define CS42L42_PAGE_1C 0x1C00 #define CS42L42_PAGE_1D 0x1D00 #define CS42L42_PAGE_1F 0x1F00 #define CS42L42_PAGE_20 0x2000 #define CS42L42_PAGE_21 0x2100 #define CS42L42_PAGE_23 0x2300 #define CS42L42_PAGE_24 0x2400 #define CS42L42_PAGE_25 0x2500 #define CS42L42_PAGE_26 0x2600 #define CS42L42_PAGE_28 0x2800 #define CS42L42_PAGE_29 0x2900 #define CS42L42_PAGE_2A 0x2A00 #define CS42L42_PAGE_30 0x3000 #define CS42L42_CHIP_ID 0x42A42 /* Page 0x10 Global Registers */ #define CS42L42_DEVID_AB (CS42L42_PAGE_10 + 0x01) #define CS42L42_DEVID_CD (CS42L42_PAGE_10 + 0x02) #define CS42L42_DEVID_E (CS42L42_PAGE_10 + 0x03) #define CS42L42_FABID (CS42L42_PAGE_10 + 0x04) #define CS42L42_REVID (CS42L42_PAGE_10 + 0x05) #define CS42L42_FRZ_CTL (CS42L42_PAGE_10 + 0x06) #define CS42L42_SRC_CTL (CS42L42_PAGE_10 + 0x07) #define CS42L42_SRC_BYPASS_DAC_SHIFT 1 #define CS42L42_SRC_BYPASS_DAC_MASK (1 << CS42L42_SRC_BYPASS_DAC_SHIFT) #define CS42L42_MCLK_STATUS (CS42L42_PAGE_10 + 0x08) #define CS42L42_MCLK_CTL (CS42L42_PAGE_10 + 0x09) #define CS42L42_INTERNAL_FS_SHIFT 1 #define CS42L42_INTERNAL_FS_MASK (1 << CS42L42_INTERNAL_FS_SHIFT) #define CS42L42_SFTRAMP_RATE (CS42L42_PAGE_10 + 0x0A) #define CS42L42_I2C_DEBOUNCE (CS42L42_PAGE_10 + 0x0E) #define CS42L42_I2C_STRETCH (CS42L42_PAGE_10 + 0x0F) #define CS42L42_I2C_TIMEOUT (CS42L42_PAGE_10 + 0x10) /* Page 0x11 Power and Headset Detect Registers */ #define CS42L42_PWR_CTL1 (CS42L42_PAGE_11 + 0x01) #define CS42L42_ASP_DAO_PDN_SHIFT 7 #define CS42L42_ASP_DAO_PDN_MASK (1 << CS42L42_ASP_DAO_PDN_SHIFT) #define CS42L42_ASP_DAI_PDN_SHIFT 6 #define CS42L42_ASP_DAI_PDN_MASK (1 << CS42L42_ASP_DAI_PDN_SHIFT) #define CS42L42_MIXER_PDN_SHIFT 5 #define CS42L42_MIXER_PDN_MASK (1 << CS42L42_MIXER_PDN_SHIFT) #define CS42L42_EQ_PDN_SHIFT 4 #define CS42L42_EQ_PDN_MASK (1 << CS42L42_EQ_PDN_SHIFT) #define CS42L42_HP_PDN_SHIFT 3 #define CS42L42_HP_PDN_MASK (1 << CS42L42_HP_PDN_SHIFT) #define CS42L42_ADC_PDN_SHIFT 2 #define CS42L42_ADC_PDN_MASK (1 << CS42L42_HP_PDN_SHIFT) #define CS42L42_PDN_ALL_SHIFT 0 #define CS42L42_PDN_ALL_MASK (1 << CS42L42_PDN_ALL_SHIFT) #define CS42L42_PWR_CTL2 (CS42L42_PAGE_11 + 0x02) #define CS42L42_ADC_SRC_PDNB_SHIFT 0 #define CS42L42_ADC_SRC_PDNB_MASK (1 << CS42L42_ADC_SRC_PDNB_SHIFT) #define CS42L42_DAC_SRC_PDNB_SHIFT 1 #define CS42L42_DAC_SRC_PDNB_MASK (1 << CS42L42_DAC_SRC_PDNB_SHIFT) #define CS42L42_ASP_DAI1_PDN_SHIFT 2 #define CS42L42_ASP_DAI1_PDN_MASK (1 << CS42L42_ASP_DAI1_PDN_SHIFT) #define CS42L42_SRC_PDN_OVERRIDE_SHIFT 3 #define CS42L42_SRC_PDN_OVERRIDE_MASK (1 << CS42L42_SRC_PDN_OVERRIDE_SHIFT) #define CS42L42_DISCHARGE_FILT_SHIFT 4 #define CS42L42_DISCHARGE_FILT_MASK (1 << CS42L42_DISCHARGE_FILT_SHIFT) #define CS42L42_PWR_CTL3 (CS42L42_PAGE_11 + 0x03) #define CS42L42_RING_SENSE_PDNB_SHIFT 1 #define CS42L42_RING_SENSE_PDNB_MASK (1 << \ CS42L42_RING_SENSE_PDNB_SHIFT) #define CS42L42_VPMON_PDNB_SHIFT 2 #define CS42L42_VPMON_PDNB_MASK (1 << \ CS42L42_VPMON_PDNB_SHIFT) #define CS42L42_SW_CLK_STP_STAT_SEL_SHIFT 5 #define CS42L42_SW_CLK_STP_STAT_SEL_MASK (3 << \ CS42L42_SW_CLK_STP_STAT_SEL_SHIFT) #define CS42L42_RSENSE_CTL1 (CS42L42_PAGE_11 + 0x04) #define CS42L42_RS_TRIM_R_SHIFT 0 #define CS42L42_RS_TRIM_R_MASK (1 << \ CS42L42_RS_TRIM_R_SHIFT) #define CS42L42_RS_TRIM_T_SHIFT 1 #define CS42L42_RS_TRIM_T_MASK (1 << \ CS42L42_RS_TRIM_T_SHIFT) #define CS42L42_HPREF_RS_SHIFT 2 #define CS42L42_HPREF_RS_MASK (1 << \ CS42L42_HPREF_RS_SHIFT) #define CS42L42_HSBIAS_FILT_REF_RS_SHIFT 3 #define CS42L42_HSBIAS_FILT_REF_RS_MASK (1 << \ CS42L42_HSBIAS_FILT_REF_RS_SHIFT) #define CS42L42_RING_SENSE_PU_HIZ_SHIFT 6 #define CS42L42_RING_SENSE_PU_HIZ_MASK (1 << \ CS42L42_RING_SENSE_PU_HIZ_SHIFT) #define CS42L42_RSENSE_CTL2 (CS42L42_PAGE_11 + 0x05) #define CS42L42_TS_RS_GATE_SHIFT 7 #define CS42L42_TS_RS_GATE_MAS (1 << CS42L42_TS_RS_GATE_SHIFT) #define CS42L42_OSC_SWITCH (CS42L42_PAGE_11 + 0x07) #define CS42L42_SCLK_PRESENT_SHIFT 0 #define CS42L42_SCLK_PRESENT_MASK (1 << CS42L42_SCLK_PRESENT_SHIFT) #define CS42L42_OSC_SWITCH_STATUS (CS42L42_PAGE_11 + 0x09) #define CS42L42_OSC_SW_SEL_STAT_SHIFT 0 #define CS42L42_OSC_SW_SEL_STAT_MASK (3 << CS42L42_OSC_SW_SEL_STAT_SHIFT) #define CS42L42_OSC_PDNB_STAT_SHIFT 2 #define CS42L42_OSC_PDNB_STAT_MASK (1 << CS42L42_OSC_SW_SEL_STAT_SHIFT) #define CS42L42_RSENSE_CTL3 (CS42L42_PAGE_11 + 0x12) #define CS42L42_RS_RISE_DBNCE_TIME_SHIFT 0 #define CS42L42_RS_RISE_DBNCE_TIME_MASK (7 << \ CS42L42_RS_RISE_DBNCE_TIME_SHIFT) #define CS42L42_RS_FALL_DBNCE_TIME_SHIFT 3 #define CS42L42_RS_FALL_DBNCE_TIME_MASK (7 << \ CS42L42_RS_FALL_DBNCE_TIME_SHIFT) #define CS42L42_RS_PU_EN_SHIFT 6 #define CS42L42_RS_PU_EN_MASK (1 << \ CS42L42_RS_PU_EN_SHIFT) #define CS42L42_RS_INV_SHIFT 7 #define CS42L42_RS_INV_MASK (1 << \ CS42L42_RS_INV_SHIFT) #define CS42L42_TSENSE_CTL (CS42L42_PAGE_11 + 0x13) #define CS42L42_TS_RISE_DBNCE_TIME_SHIFT 0 #define CS42L42_TS_RISE_DBNCE_TIME_MASK (7 << \ CS42L42_TS_RISE_DBNCE_TIME_SHIFT) #define CS42L42_TS_FALL_DBNCE_TIME_SHIFT 3 #define CS42L42_TS_FALL_DBNCE_TIME_MASK (7 << \ CS42L42_TS_FALL_DBNCE_TIME_SHIFT) #define CS42L42_TS_INV_SHIFT 7 #define CS42L42_TS_INV_MASK (1 << \ CS42L42_TS_INV_SHIFT) #define CS42L42_TSRS_INT_DISABLE (CS42L42_PAGE_11 + 0x14) #define CS42L42_D_RS_PLUG_DBNC_SHIFT 0 #define CS42L42_D_RS_PLUG_DBNC_MASK (1 << CS42L42_D_RS_PLUG_DBNC_SHIFT) #define CS42L42_D_RS_UNPLUG_DBNC_SHIFT 1 #define CS42L42_D_RS_UNPLUG_DBNC_MASK (1 << CS42L42_D_RS_UNPLUG_DBNC_SHIFT) #define CS42L42_D_TS_PLUG_DBNC_SHIFT 2 #define CS42L42_D_TS_PLUG_DBNC_MASK (1 << CS42L42_D_TS_PLUG_DBNC_SHIFT) #define CS42L42_D_TS_UNPLUG_DBNC_SHIFT 3 #define CS42L42_D_TS_UNPLUG_DBNC_MASK (1 << CS42L42_D_TS_UNPLUG_DBNC_SHIFT) #define CS42L42_TRSENSE_STATUS (CS42L42_PAGE_11 + 0x15) #define CS42L42_RS_PLUG_DBNC_SHIFT 0 #define CS42L42_RS_PLUG_DBNC_MASK (1 << CS42L42_RS_PLUG_DBNC_SHIFT) #define CS42L42_RS_UNPLUG_DBNC_SHIFT 1 #define CS42L42_RS_UNPLUG_DBNC_MASK (1 << CS42L42_RS_UNPLUG_DBNC_SHIFT) #define CS42L42_TS_PLUG_DBNC_SHIFT 2 #define CS42L42_TS_PLUG_DBNC_MASK (1 << CS42L42_TS_PLUG_DBNC_SHIFT) #define CS42L42_TS_UNPLUG_DBNC_SHIFT 3 #define CS42L42_TS_UNPLUG_DBNC_MASK (1 << CS42L42_TS_UNPLUG_DBNC_SHIFT) #define CS42L42_HSDET_CTL1 (CS42L42_PAGE_11 + 0x1F) #define CS42L42_HSDET_COMP1_LVL_SHIFT 0 #define CS42L42_HSDET_COMP1_LVL_MASK (15 << CS42L42_HSDET_COMP1_LVL_SHIFT) #define CS42L42_HSDET_COMP2_LVL_SHIFT 4 #define CS42L42_HSDET_COMP2_LVL_MASK (15 << CS42L42_HSDET_COMP2_LVL_SHIFT) #define CS42L42_HSDET_CTL2 (CS42L42_PAGE_11 + 0x20) #define CS42L42_HSDET_AUTO_TIME_SHIFT 0 #define CS42L42_HSDET_AUTO_TIME_MASK (3 << CS42L42_HSDET_AUTO_TIME_SHIFT) #define CS42L42_HSBIAS_REF_SHIFT 3 #define CS42L42_HSBIAS_REF_MASK (1 << CS42L42_HSBIAS_REF_SHIFT) #define CS42L42_HSDET_SET_SHIFT 4 #define CS42L42_HSDET_SET_MASK (3 << CS42L42_HSDET_SET_SHIFT) #define CS42L42_HSDET_CTRL_SHIFT 6 #define CS42L42_HSDET_CTRL_MASK (3 << CS42L42_HSDET_CTRL_SHIFT) #define CS42L42_HS_SWITCH_CTL (CS42L42_PAGE_11 + 0x21) #define CS42L42_SW_GNDHS_HS4_SHIFT 0 #define CS42L42_SW_GNDHS_HS4_MASK (1 << CS42L42_SW_GNDHS_HS4_SHIFT) #define CS42L42_SW_GNDHS_HS3_SHIFT 1 #define CS42L42_SW_GNDHS_HS3_MASK (1 << CS42L42_SW_GNDHS_HS3_SHIFT) #define CS42L42_SW_HSB_HS4_SHIFT 2 #define CS42L42_SW_HSB_HS4_MASK (1 << CS42L42_SW_HSB_HS4_SHIFT) #define CS42L42_SW_HSB_HS3_SHIFT 3 #define CS42L42_SW_HSB_HS3_MASK (1 << CS42L42_SW_HSB_HS3_SHIFT) #define CS42L42_SW_HSB_FILT_HS4_SHIFT 4 #define CS42L42_SW_HSB_FILT_HS4_MASK (1 << CS42L42_SW_HSB_FILT_HS4_SHIFT) #define CS42L42_SW_HSB_FILT_HS3_SHIFT 5 #define CS42L42_SW_HSB_FILT_HS3_MASK (1 << CS42L42_SW_HSB_FILT_HS3_SHIFT) #define CS42L42_SW_REF_HS4_SHIFT 6 #define CS42L42_SW_REF_HS4_MASK (1 << CS42L42_SW_REF_HS4_SHIFT) #define CS42L42_SW_REF_HS3_SHIFT 7 #define CS42L42_SW_REF_HS3_MASK (1 << CS42L42_SW_REF_HS3_SHIFT) #define CS42L42_HS_DET_STATUS (CS42L42_PAGE_11 + 0x24) #define CS42L42_HSDET_TYPE_SHIFT 0 #define CS42L42_HSDET_TYPE_MASK (3 << CS42L42_HSDET_TYPE_SHIFT) #define CS42L42_HSDET_COMP1_OUT_SHIFT 6 #define CS42L42_HSDET_COMP1_OUT_MASK (1 << CS42L42_HSDET_COMP1_OUT_SHIFT) #define CS42L42_HSDET_COMP2_OUT_SHIFT 7 #define CS42L42_HSDET_COMP2_OUT_MASK (1 << CS42L42_HSDET_COMP2_OUT_SHIFT) #define CS42L42_PLUG_CTIA 0 #define CS42L42_PLUG_OMTP 1 #define CS42L42_PLUG_HEADPHONE 2 #define CS42L42_PLUG_INVALID 3 #define CS42L42_HS_CLAMP_DISABLE (CS42L42_PAGE_11 + 0x29) #define CS42L42_HS_CLAMP_DISABLE_SHIFT 0 #define CS42L42_HS_CLAMP_DISABLE_MASK (1 << CS42L42_HS_CLAMP_DISABLE_SHIFT) /* Page 0x12 Clocking Registers */ #define CS42L42_MCLK_SRC_SEL (CS42L42_PAGE_12 + 0x01) #define CS42L42_MCLKDIV_SHIFT 1 #define CS42L42_MCLKDIV_MASK (1 << CS42L42_MCLKDIV_SHIFT) #define CS42L42_MCLK_SRC_SEL_SHIFT 0 #define CS42L42_MCLK_SRC_SEL_MASK (1 << CS42L42_MCLK_SRC_SEL_SHIFT) #define CS42L42_SPDIF_CLK_CFG (CS42L42_PAGE_12 + 0x02) #define CS42L42_FSYNC_PW_LOWER (CS42L42_PAGE_12 + 0x03) #define CS42L42_FSYNC_PW_UPPER (CS42L42_PAGE_12 + 0x04) #define CS42L42_FSYNC_PULSE_WIDTH_SHIFT 0 #define CS42L42_FSYNC_PULSE_WIDTH_MASK (0xff << \ CS42L42_FSYNC_PULSE_WIDTH_SHIFT) #define CS42L42_FSYNC_P_LOWER (CS42L42_PAGE_12 + 0x05) #define CS42L42_FSYNC_P_UPPER (CS42L42_PAGE_12 + 0x06) #define CS42L42_FSYNC_PERIOD_SHIFT 0 #define CS42L42_FSYNC_PERIOD_MASK (0xff << CS42L42_FSYNC_PERIOD_SHIFT) #define CS42L42_ASP_CLK_CFG (CS42L42_PAGE_12 + 0x07) #define CS42L42_ASP_SCLK_EN_SHIFT 5 #define CS42L42_ASP_SCLK_EN_MASK (1 << CS42L42_ASP_SCLK_EN_SHIFT) #define CS42L42_ASP_MASTER_MODE 0x01 #define CS42L42_ASP_SLAVE_MODE 0x00 #define CS42L42_ASP_MODE_SHIFT 4 #define CS42L42_ASP_MODE_MASK (1 << CS42L42_ASP_MODE_SHIFT) #define CS42L42_ASP_SCPOL_IN_DAC_SHIFT 2 #define CS42L42_ASP_SCPOL_IN_DAC_MASK (1 << CS42L42_ASP_SCPOL_IN_DAC_SHIFT) #define CS42L42_ASP_LCPOL_IN_SHIFT 0 #define CS42L42_ASP_LCPOL_IN_MASK (1 << CS42L42_ASP_LCPOL_IN_SHIFT) #define CS42L42_ASP_POL_INV 1 #define CS42L42_ASP_FRM_CFG (CS42L42_PAGE_12 + 0x08) #define CS42L42_ASP_STP_SHIFT 4 #define CS42L42_ASP_STP_MASK (1 << CS42L42_ASP_STP_SHIFT) #define CS42L42_ASP_5050_SHIFT 3 #define CS42L42_ASP_5050_MASK (1 << CS42L42_ASP_5050_SHIFT) #define CS42L42_ASP_FSD_SHIFT 0 #define CS42L42_ASP_FSD_MASK (7 << CS42L42_ASP_FSD_SHIFT) #define CS42L42_ASP_FSD_0_5 1 #define CS42L42_ASP_FSD_1_0 2 #define CS42L42_ASP_FSD_1_5 3 #define CS42L42_ASP_FSD_2_0 4 #define CS42L42_FS_RATE_EN (CS42L42_PAGE_12 + 0x09) #define CS42L42_FS_EN_SHIFT 0 #define CS42L42_FS_EN_MASK (0xf << CS42L42_FS_EN_SHIFT) #define CS42L42_FS_EN_IASRC_96K 0x1 #define CS42L42_FS_EN_OASRC_96K 0x2 #define CS42L42_IN_ASRC_CLK (CS42L42_PAGE_12 + 0x0A) #define CS42L42_CLK_IASRC_SEL_SHIFT 0 #define CS42L42_CLK_IASRC_SEL_MASK (1 << CS42L42_CLK_IASRC_SEL_SHIFT) #define CS42L42_CLK_IASRC_SEL_12 1 #define CS42L42_OUT_ASRC_CLK (CS42L42_PAGE_12 + 0x0B) #define CS42L42_CLK_OASRC_SEL_SHIFT 0 #define CS42L42_CLK_OASRC_SEL_MASK (1 << CS42L42_CLK_OASRC_SEL_SHIFT) #define CS42L42_CLK_OASRC_SEL_12 1 #define CS42L42_PLL_DIV_CFG1 (CS42L42_PAGE_12 + 0x0C) #define CS42L42_SCLK_PREDIV_SHIFT 0 #define CS42L42_SCLK_PREDIV_MASK (3 << CS42L42_SCLK_PREDIV_SHIFT) /* Page 0x13 Interrupt Registers */ /* Interrupts */ #define CS42L42_ADC_OVFL_STATUS (CS42L42_PAGE_13 + 0x01) #define CS42L42_MIXER_STATUS (CS42L42_PAGE_13 + 0x02) #define CS42L42_SRC_STATUS (CS42L42_PAGE_13 + 0x03) #define CS42L42_ASP_RX_STATUS (CS42L42_PAGE_13 + 0x04) #define CS42L42_ASP_TX_STATUS (CS42L42_PAGE_13 + 0x05) #define CS42L42_CODEC_STATUS (CS42L42_PAGE_13 + 0x08) #define CS42L42_DET_INT_STATUS1 (CS42L42_PAGE_13 + 0x09) #define CS42L42_DET_INT_STATUS2 (CS42L42_PAGE_13 + 0x0A) #define CS42L42_SRCPL_INT_STATUS (CS42L42_PAGE_13 + 0x0B) #define CS42L42_VPMON_STATUS (CS42L42_PAGE_13 + 0x0D) #define CS42L42_PLL_LOCK_STATUS (CS42L42_PAGE_13 + 0x0E) #define CS42L42_TSRS_PLUG_STATUS (CS42L42_PAGE_13 + 0x0F) /* Masks */ #define CS42L42_ADC_OVFL_INT_MASK (CS42L42_PAGE_13 + 0x16) #define CS42L42_ADC_OVFL_SHIFT 0 #define CS42L42_ADC_OVFL_MASK (1 << CS42L42_ADC_OVFL_SHIFT) #define CS42L42_ADC_OVFL_VAL_MASK CS42L42_ADC_OVFL_MASK #define CS42L42_MIXER_INT_MASK (CS42L42_PAGE_13 + 0x17) #define CS42L42_MIX_CHB_OVFL_SHIFT 0 #define CS42L42_MIX_CHB_OVFL_MASK (1 << CS42L42_MIX_CHB_OVFL_SHIFT) #define CS42L42_MIX_CHA_OVFL_SHIFT 1 #define CS42L42_MIX_CHA_OVFL_MASK (1 << CS42L42_MIX_CHA_OVFL_SHIFT) #define CS42L42_EQ_OVFL_SHIFT 2 #define CS42L42_EQ_OVFL_MASK (1 << CS42L42_EQ_OVFL_SHIFT) #define CS42L42_EQ_BIQUAD_OVFL_SHIFT 3 #define CS42L42_EQ_BIQUAD_OVFL_MASK (1 << CS42L42_EQ_BIQUAD_OVFL_SHIFT) #define CS42L42_MIXER_VAL_MASK (CS42L42_MIX_CHB_OVFL_MASK | \ CS42L42_MIX_CHA_OVFL_MASK | \ CS42L42_EQ_OVFL_MASK | \ CS42L42_EQ_BIQUAD_OVFL_MASK) #define CS42L42_SRC_INT_MASK (CS42L42_PAGE_13 + 0x18) #define CS42L42_SRC_ILK_SHIFT 0 #define CS42L42_SRC_ILK_MASK (1 << CS42L42_SRC_ILK_SHIFT) #define CS42L42_SRC_OLK_SHIFT 1 #define CS42L42_SRC_OLK_MASK (1 << CS42L42_SRC_OLK_SHIFT) #define CS42L42_SRC_IUNLK_SHIFT 2 #define CS42L42_SRC_IUNLK_MASK (1 << CS42L42_SRC_IUNLK_SHIFT) #define CS42L42_SRC_OUNLK_SHIFT 3 #define CS42L42_SRC_OUNLK_MASK (1 << CS42L42_SRC_OUNLK_SHIFT) #define CS42L42_SRC_VAL_MASK (CS42L42_SRC_ILK_MASK | \ CS42L42_SRC_OLK_MASK | \ CS42L42_SRC_IUNLK_MASK | \ CS42L42_SRC_OUNLK_MASK) #define CS42L42_ASP_RX_INT_MASK (CS42L42_PAGE_13 + 0x19) #define CS42L42_ASPRX_NOLRCK_SHIFT 0 #define CS42L42_ASPRX_NOLRCK_MASK (1 << CS42L42_ASPRX_NOLRCK_SHIFT) #define CS42L42_ASPRX_EARLY_SHIFT 1 #define CS42L42_ASPRX_EARLY_MASK (1 << CS42L42_ASPRX_EARLY_SHIFT) #define CS42L42_ASPRX_LATE_SHIFT 2 #define CS42L42_ASPRX_LATE_MASK (1 << CS42L42_ASPRX_LATE_SHIFT) #define CS42L42_ASPRX_ERROR_SHIFT 3 #define CS42L42_ASPRX_ERROR_MASK (1 << CS42L42_ASPRX_ERROR_SHIFT) #define CS42L42_ASPRX_OVLD_SHIFT 4 #define CS42L42_ASPRX_OVLD_MASK (1 << CS42L42_ASPRX_OVLD_SHIFT) #define CS42L42_ASP_RX_VAL_MASK (CS42L42_ASPRX_NOLRCK_MASK | \ CS42L42_ASPRX_EARLY_MASK | \ CS42L42_ASPRX_LATE_MASK | \ CS42L42_ASPRX_ERROR_MASK | \ CS42L42_ASPRX_OVLD_MASK) #define CS42L42_ASP_TX_INT_MASK (CS42L42_PAGE_13 + 0x1A) #define CS42L42_ASPTX_NOLRCK_SHIFT 0 #define CS42L42_ASPTX_NOLRCK_MASK (1 << CS42L42_ASPTX_NOLRCK_SHIFT) #define CS42L42_ASPTX_EARLY_SHIFT 1 #define CS42L42_ASPTX_EARLY_MASK (1 << CS42L42_ASPTX_EARLY_SHIFT) #define CS42L42_ASPTX_LATE_SHIFT 2 #define CS42L42_ASPTX_LATE_MASK (1 << CS42L42_ASPTX_LATE_SHIFT) #define CS42L42_ASPTX_SMERROR_SHIFT 3 #define CS42L42_ASPTX_SMERROR_MASK (1 << CS42L42_ASPTX_SMERROR_SHIFT) #define CS42L42_ASP_TX_VAL_MASK (CS42L42_ASPTX_NOLRCK_MASK | \ CS42L42_ASPTX_EARLY_MASK | \ CS42L42_ASPTX_LATE_MASK | \ CS42L42_ASPTX_SMERROR_MASK) #define CS42L42_CODEC_INT_MASK (CS42L42_PAGE_13 + 0x1B) #define CS42L42_PDN_DONE_SHIFT 0 #define CS42L42_PDN_DONE_MASK (1 << CS42L42_PDN_DONE_SHIFT) #define CS42L42_HSDET_AUTO_DONE_SHIFT 1 #define CS42L42_HSDET_AUTO_DONE_MASK (1 << CS42L42_HSDET_AUTO_DONE_SHIFT) #define CS42L42_CODEC_VAL_MASK (CS42L42_PDN_DONE_MASK | \ CS42L42_HSDET_AUTO_DONE_MASK) #define CS42L42_SRCPL_INT_MASK (CS42L42_PAGE_13 + 0x1C) #define CS42L42_SRCPL_ADC_LK_SHIFT 0 #define CS42L42_SRCPL_ADC_LK_MASK (1 << CS42L42_SRCPL_ADC_LK_SHIFT) #define CS42L42_SRCPL_DAC_LK_SHIFT 2 #define CS42L42_SRCPL_DAC_LK_MASK (1 << CS42L42_SRCPL_DAC_LK_SHIFT) #define CS42L42_SRCPL_ADC_UNLK_SHIFT 5 #define CS42L42_SRCPL_ADC_UNLK_MASK (1 << CS42L42_SRCPL_ADC_UNLK_SHIFT) #define CS42L42_SRCPL_DAC_UNLK_SHIFT 6 #define CS42L42_SRCPL_DAC_UNLK_MASK (1 << CS42L42_SRCPL_DAC_UNLK_SHIFT) #define CS42L42_SRCPL_VAL_MASK (CS42L42_SRCPL_ADC_LK_MASK | \ CS42L42_SRCPL_DAC_LK_MASK | \ CS42L42_SRCPL_ADC_UNLK_MASK | \ CS42L42_SRCPL_DAC_UNLK_MASK) #define CS42L42_VPMON_INT_MASK (CS42L42_PAGE_13 + 0x1E) #define CS42L42_VPMON_SHIFT 0 #define CS42L42_VPMON_MASK (1 << CS42L42_VPMON_SHIFT) #define CS42L42_VPMON_VAL_MASK CS42L42_VPMON_MASK #define CS42L42_PLL_LOCK_INT_MASK (CS42L42_PAGE_13 + 0x1F) #define CS42L42_PLL_LOCK_SHIFT 0 #define CS42L42_PLL_LOCK_MASK (1 << CS42L42_PLL_LOCK_SHIFT) #define CS42L42_PLL_LOCK_VAL_MASK CS42L42_PLL_LOCK_MASK #define CS42L42_TSRS_PLUG_INT_MASK (CS42L42_PAGE_13 + 0x20) #define CS42L42_RS_PLUG_SHIFT 0 #define CS42L42_RS_PLUG_MASK (1 << CS42L42_RS_PLUG_SHIFT) #define CS42L42_RS_UNPLUG_SHIFT 1 #define CS42L42_RS_UNPLUG_MASK (1 << CS42L42_RS_UNPLUG_SHIFT) #define CS42L42_TS_PLUG_SHIFT 2 #define CS42L42_TS_PLUG_MASK (1 << CS42L42_TS_PLUG_SHIFT) #define CS42L42_TS_UNPLUG_SHIFT 3 #define CS42L42_TS_UNPLUG_MASK (1 << CS42L42_TS_UNPLUG_SHIFT) #define CS42L42_TSRS_PLUG_VAL_MASK (CS42L42_RS_PLUG_MASK | \ CS42L42_RS_UNPLUG_MASK | \ CS42L42_TS_PLUG_MASK | \ CS42L42_TS_UNPLUG_MASK) #define CS42L42_TS_PLUG 3 #define CS42L42_TS_UNPLUG 0 #define CS42L42_TS_TRANS 1 /* Page 0x15 Fractional-N PLL Registers */ #define CS42L42_PLL_CTL1 (CS42L42_PAGE_15 + 0x01) #define CS42L42_PLL_START_SHIFT 0 #define CS42L42_PLL_START_MASK (1 << CS42L42_PLL_START_SHIFT) #define CS42L42_PLL_DIV_FRAC0 (CS42L42_PAGE_15 + 0x02) #define CS42L42_PLL_DIV_FRAC_SHIFT 0 #define CS42L42_PLL_DIV_FRAC_MASK (0xff << CS42L42_PLL_DIV_FRAC_SHIFT) #define CS42L42_PLL_DIV_FRAC1 (CS42L42_PAGE_15 + 0x03) #define CS42L42_PLL_DIV_FRAC2 (CS42L42_PAGE_15 + 0x04) #define CS42L42_PLL_DIV_INT (CS42L42_PAGE_15 + 0x05) #define CS42L42_PLL_DIV_INT_SHIFT 0 #define CS42L42_PLL_DIV_INT_MASK (0xff << CS42L42_PLL_DIV_INT_SHIFT) #define CS42L42_PLL_CTL3 (CS42L42_PAGE_15 + 0x08) #define CS42L42_PLL_DIVOUT_SHIFT 0 #define CS42L42_PLL_DIVOUT_MASK (0xff << CS42L42_PLL_DIVOUT_SHIFT) #define CS42L42_PLL_CAL_RATIO (CS42L42_PAGE_15 + 0x0A) #define CS42L42_PLL_CAL_RATIO_SHIFT 0 #define CS42L42_PLL_CAL_RATIO_MASK (0xff << CS42L42_PLL_CAL_RATIO_SHIFT) #define CS42L42_PLL_CTL4 (CS42L42_PAGE_15 + 0x1B) #define CS42L42_PLL_MODE_SHIFT 0 #define CS42L42_PLL_MODE_MASK (3 << CS42L42_PLL_MODE_SHIFT) /* Page 0x19 HP Load Detect Registers */ #define CS42L42_LOAD_DET_RCSTAT (CS42L42_PAGE_19 + 0x25) #define CS42L42_RLA_STAT_SHIFT 0 #define CS42L42_RLA_STAT_MASK (3 << CS42L42_RLA_STAT_SHIFT) #define CS42L42_RLA_STAT_15_OHM 0 #define CS42L42_LOAD_DET_DONE (CS42L42_PAGE_19 + 0x26) #define CS42L42_HPLOAD_DET_DONE_SHIFT 0 #define CS42L42_HPLOAD_DET_DONE_MASK (1 << CS42L42_HPLOAD_DET_DONE_SHIFT) #define CS42L42_LOAD_DET_EN (CS42L42_PAGE_19 + 0x27) #define CS42L42_HP_LD_EN_SHIFT 0 #define CS42L42_HP_LD_EN_MASK (1 << CS42L42_HP_LD_EN_SHIFT) /* Page 0x1B Headset Interface Registers */ #define CS42L42_HSBIAS_SC_AUTOCTL (CS42L42_PAGE_1B + 0x70) #define CS42L42_HSBIAS_SENSE_TRIP_SHIFT 0 #define CS42L42_HSBIAS_SENSE_TRIP_MASK (7 << \ CS42L42_HSBIAS_SENSE_TRIP_SHIFT) #define CS42L42_TIP_SENSE_EN_SHIFT 5 #define CS42L42_TIP_SENSE_EN_MASK (1 << \ CS42L42_TIP_SENSE_EN_SHIFT) #define CS42L42_AUTO_HSBIAS_HIZ_SHIFT 6 #define CS42L42_AUTO_HSBIAS_HIZ_MASK (1 << \ CS42L42_AUTO_HSBIAS_HIZ_SHIFT) #define CS42L42_HSBIAS_SENSE_EN_SHIFT 7 #define CS42L42_HSBIAS_SENSE_EN_MASK (1 << \ CS42L42_HSBIAS_SENSE_EN_SHIFT) #define CS42L42_WAKE_CTL (CS42L42_PAGE_1B + 0x71) #define CS42L42_WAKEB_CLEAR_SHIFT 0 #define CS42L42_WAKEB_CLEAR_MASK (1 << CS42L42_WAKEB_CLEAR_SHIFT) #define CS42L42_WAKEB_MODE_SHIFT 5 #define CS42L42_WAKEB_MODE_MASK (1 << CS42L42_WAKEB_MODE_SHIFT) #define CS42L42_M_HP_WAKE_SHIFT 6 #define CS42L42_M_HP_WAKE_MASK (1 << CS42L42_M_HP_WAKE_SHIFT) #define CS42L42_M_MIC_WAKE_SHIFT 7 #define CS42L42_M_MIC_WAKE_MASK (1 << CS42L42_M_MIC_WAKE_SHIFT) #define CS42L42_ADC_DISABLE_MUTE (CS42L42_PAGE_1B + 0x72) #define CS42L42_ADC_DISABLE_S0_MUTE_SHIFT 7 #define CS42L42_ADC_DISABLE_S0_MUTE_MASK (1 << \ CS42L42_ADC_DISABLE_S0_MUTE_SHIFT) #define CS42L42_TIPSENSE_CTL (CS42L42_PAGE_1B + 0x73) #define CS42L42_TIP_SENSE_DEBOUNCE_SHIFT 0 #define CS42L42_TIP_SENSE_DEBOUNCE_MASK (3 << \ CS42L42_TIP_SENSE_DEBOUNCE_SHIFT) #define CS42L42_TIP_SENSE_INV_SHIFT 5 #define CS42L42_TIP_SENSE_INV_MASK (1 << \ CS42L42_TIP_SENSE_INV_SHIFT) #define CS42L42_TIP_SENSE_CTRL_SHIFT 6 #define CS42L42_TIP_SENSE_CTRL_MASK (3 << \ CS42L42_TIP_SENSE_CTRL_SHIFT) #define CS42L42_MISC_DET_CTL (CS42L42_PAGE_1B + 0x74) #define CS42L42_PDN_MIC_LVL_DET_SHIFT 0 #define CS42L42_PDN_MIC_LVL_DET_MASK (1 << CS42L42_PDN_MIC_LVL_DET_SHIFT) #define CS42L42_HSBIAS_CTL_SHIFT 1 #define CS42L42_HSBIAS_CTL_MASK (3 << CS42L42_HSBIAS_CTL_SHIFT) #define CS42L42_DETECT_MODE_SHIFT 3 #define CS42L42_DETECT_MODE_MASK (3 << CS42L42_DETECT_MODE_SHIFT) #define CS42L42_MIC_DET_CTL1 (CS42L42_PAGE_1B + 0x75) #define CS42L42_HS_DET_LEVEL_SHIFT 0 #define CS42L42_HS_DET_LEVEL_MASK (0x3F << CS42L42_HS_DET_LEVEL_SHIFT) #define CS42L42_EVENT_STAT_SEL_SHIFT 6 #define CS42L42_EVENT_STAT_SEL_MASK (1 << CS42L42_EVENT_STAT_SEL_SHIFT) #define CS42L42_LATCH_TO_VP_SHIFT 7 #define CS42L42_LATCH_TO_VP_MASK (1 << CS42L42_LATCH_TO_VP_SHIFT) #define CS42L42_MIC_DET_CTL2 (CS42L42_PAGE_1B + 0x76) #define CS42L42_DEBOUNCE_TIME_SHIFT 5 #define CS42L42_DEBOUNCE_TIME_MASK (0x07 << CS42L42_DEBOUNCE_TIME_SHIFT) #define CS42L42_DET_STATUS1 (CS42L42_PAGE_1B + 0x77) #define CS42L42_HSBIAS_HIZ_MODE_SHIFT 6 #define CS42L42_HSBIAS_HIZ_MODE_MASK (1 << CS42L42_HSBIAS_HIZ_MODE_SHIFT) #define CS42L42_TIP_SENSE_SHIFT 7 #define CS42L42_TIP_SENSE_MASK (1 << CS42L42_TIP_SENSE_SHIFT) #define CS42L42_DET_STATUS2 (CS42L42_PAGE_1B + 0x78) #define CS42L42_SHORT_TRUE_SHIFT 0 #define CS42L42_SHORT_TRUE_MASK (1 << CS42L42_SHORT_TRUE_SHIFT) #define CS42L42_HS_TRUE_SHIFT 1 #define CS42L42_HS_TRUE_MASK (1 << CS42L42_HS_TRUE_SHIFT) #define CS42L42_DET_INT1_MASK (CS42L42_PAGE_1B + 0x79) #define CS42L42_TIP_SENSE_UNPLUG_SHIFT 5 #define CS42L42_TIP_SENSE_UNPLUG_MASK (1 << CS42L42_TIP_SENSE_UNPLUG_SHIFT) #define CS42L42_TIP_SENSE_PLUG_SHIFT 6 #define CS42L42_TIP_SENSE_PLUG_MASK (1 << CS42L42_TIP_SENSE_PLUG_SHIFT) #define CS42L42_HSBIAS_SENSE_SHIFT 7 #define CS42L42_HSBIAS_SENSE_MASK (1 << CS42L42_HSBIAS_SENSE_SHIFT) #define CS42L42_DET_INT_VAL1_MASK (CS42L42_TIP_SENSE_UNPLUG_MASK | \ CS42L42_TIP_SENSE_PLUG_MASK | \ CS42L42_HSBIAS_SENSE_MASK) #define CS42L42_DET_INT2_MASK (CS42L42_PAGE_1B + 0x7A) #define CS42L42_M_SHORT_DET_SHIFT 0 #define CS42L42_M_SHORT_DET_MASK (1 << \ CS42L42_M_SHORT_DET_SHIFT) #define CS42L42_M_SHORT_RLS_SHIFT 1 #define CS42L42_M_SHORT_RLS_MASK (1 << \ CS42L42_M_SHORT_RLS_SHIFT) #define CS42L42_M_HSBIAS_HIZ_SHIFT 2 #define CS42L42_M_HSBIAS_HIZ_MASK (1 << \ CS42L42_M_HSBIAS_HIZ_SHIFT) #define CS42L42_M_DETECT_FT_SHIFT 6 #define CS42L42_M_DETECT_FT_MASK (1 << \ CS42L42_M_DETECT_FT_SHIFT) #define CS42L42_M_DETECT_TF_SHIFT 7 #define CS42L42_M_DETECT_TF_MASK (1 << \ CS42L42_M_DETECT_TF_SHIFT) #define CS42L42_DET_INT_VAL2_MASK (CS42L42_M_SHORT_DET_MASK | \ CS42L42_M_SHORT_RLS_MASK | \ CS42L42_M_HSBIAS_HIZ_MASK | \ CS42L42_M_DETECT_FT_MASK | \ CS42L42_M_DETECT_TF_MASK) /* Page 0x1C Headset Bias Registers */ #define CS42L42_HS_BIAS_CTL (CS42L42_PAGE_1C + 0x03) #define CS42L42_HSBIAS_RAMP_SHIFT 0 #define CS42L42_HSBIAS_RAMP_MASK (3 << CS42L42_HSBIAS_RAMP_SHIFT) #define CS42L42_HSBIAS_PD_SHIFT 4 #define CS42L42_HSBIAS_PD_MASK (1 << CS42L42_HSBIAS_PD_SHIFT) #define CS42L42_HSBIAS_CAPLESS_SHIFT 7 #define CS42L42_HSBIAS_CAPLESS_MASK (1 << CS42L42_HSBIAS_CAPLESS_SHIFT) /* Page 0x1D ADC Registers */ #define CS42L42_ADC_CTL (CS42L42_PAGE_1D + 0x01) #define CS42L42_ADC_NOTCH_DIS_SHIFT 5 #define CS42L42_ADC_FORCE_WEAK_VCM_SHIFT 4 #define CS42L42_ADC_INV_SHIFT 2 #define CS42L42_ADC_DIG_BOOST_SHIFT 0 #define CS42L42_ADC_VOLUME (CS42L42_PAGE_1D + 0x03) #define CS42L42_ADC_VOL_SHIFT 0 #define CS42L42_ADC_WNF_HPF_CTL (CS42L42_PAGE_1D + 0x04) #define CS42L42_ADC_WNF_CF_SHIFT 4 #define CS42L42_ADC_WNF_EN_SHIFT 3 #define CS42L42_ADC_HPF_CF_SHIFT 1 #define CS42L42_ADC_HPF_EN_SHIFT 0 /* Page 0x1F DAC Registers */ #define CS42L42_DAC_CTL1 (CS42L42_PAGE_1F + 0x01) #define CS42L42_DACB_INV_SHIFT 1 #define CS42L42_DACA_INV_SHIFT 0 #define CS42L42_DAC_CTL2 (CS42L42_PAGE_1F + 0x06) #define CS42L42_HPOUT_PULLDOWN_SHIFT 4 #define CS42L42_HPOUT_PULLDOWN_MASK (15 << CS42L42_HPOUT_PULLDOWN_SHIFT) #define CS42L42_HPOUT_LOAD_SHIFT 3 #define CS42L42_HPOUT_LOAD_MASK (1 << CS42L42_HPOUT_LOAD_SHIFT) #define CS42L42_HPOUT_CLAMP_SHIFT 2 #define CS42L42_HPOUT_CLAMP_MASK (1 << CS42L42_HPOUT_CLAMP_SHIFT) #define CS42L42_DAC_HPF_EN_SHIFT 1 #define CS42L42_DAC_HPF_EN_MASK (1 << CS42L42_DAC_HPF_EN_SHIFT) #define CS42L42_DAC_MON_EN_SHIFT 0 #define CS42L42_DAC_MON_EN_MASK (1 << CS42L42_DAC_MON_EN_SHIFT) /* Page 0x20 HP CTL Registers */ #define CS42L42_HP_CTL (CS42L42_PAGE_20 + 0x01) #define CS42L42_HP_ANA_BMUTE_SHIFT 3 #define CS42L42_HP_ANA_BMUTE_MASK (1 << CS42L42_HP_ANA_BMUTE_SHIFT) #define CS42L42_HP_ANA_AMUTE_SHIFT 2 #define CS42L42_HP_ANA_AMUTE_MASK (1 << CS42L42_HP_ANA_AMUTE_SHIFT) #define CS42L42_HP_FULL_SCALE_VOL_SHIFT 1 #define CS42L42_HP_FULL_SCALE_VOL_MASK (1 << CS42L42_HP_FULL_SCALE_VOL_SHIFT) /* Page 0x21 Class H Registers */ #define CS42L42_CLASSH_CTL (CS42L42_PAGE_21 + 0x01) /* Page 0x23 Mixer Volume Registers */ #define CS42L42_MIXER_CHA_VOL (CS42L42_PAGE_23 + 0x01) #define CS42L42_MIXER_ADC_VOL (CS42L42_PAGE_23 + 0x02) #define CS42L42_MIXER_CHB_VOL (CS42L42_PAGE_23 + 0x03) #define CS42L42_MIXER_CH_VOL_SHIFT 0 #define CS42L42_MIXER_CH_VOL_MASK (0x3f << CS42L42_MIXER_CH_VOL_SHIFT) /* Page 0x24 EQ Registers */ #define CS42L42_EQ_COEF_IN0 (CS42L42_PAGE_24 + 0x01) #define CS42L42_EQ_COEF_IN1 (CS42L42_PAGE_24 + 0x02) #define CS42L42_EQ_COEF_IN2 (CS42L42_PAGE_24 + 0x03) #define CS42L42_EQ_COEF_IN3 (CS42L42_PAGE_24 + 0x04) #define CS42L42_EQ_COEF_RW (CS42L42_PAGE_24 + 0x06) #define CS42L42_EQ_COEF_OUT0 (CS42L42_PAGE_24 + 0x07) #define CS42L42_EQ_COEF_OUT1 (CS42L42_PAGE_24 + 0x08) #define CS42L42_EQ_COEF_OUT2 (CS42L42_PAGE_24 + 0x09) #define CS42L42_EQ_COEF_OUT3 (CS42L42_PAGE_24 + 0x0A) #define CS42L42_EQ_INIT_STAT (CS42L42_PAGE_24 + 0x0B) #define CS42L42_EQ_START_FILT (CS42L42_PAGE_24 + 0x0C) #define CS42L42_EQ_MUTE_CTL (CS42L42_PAGE_24 + 0x0E) /* Page 0x25 Audio Port Registers */ #define CS42L42_SP_RX_CH_SEL (CS42L42_PAGE_25 + 0x01) #define CS42L42_SP_RX_ISOC_CTL (CS42L42_PAGE_25 + 0x02) #define CS42L42_SP_RX_RSYNC_SHIFT 6 #define CS42L42_SP_RX_RSYNC_MASK (1 << CS42L42_SP_RX_RSYNC_SHIFT) #define CS42L42_SP_RX_NSB_POS_SHIFT 3 #define CS42L42_SP_RX_NSB_POS_MASK (7 << CS42L42_SP_RX_NSB_POS_SHIFT) #define CS42L42_SP_RX_NFS_NSBB_SHIFT 2 #define CS42L42_SP_RX_NFS_NSBB_MASK (1 << CS42L42_SP_RX_NFS_NSBB_SHIFT) #define CS42L42_SP_RX_ISOC_MODE_SHIFT 0 #define CS42L42_SP_RX_ISOC_MODE_MASK (3 << CS42L42_SP_RX_ISOC_MODE_SHIFT) #define CS42L42_SP_RX_FS (CS42L42_PAGE_25 + 0x03) #define CS42l42_SPDIF_CH_SEL (CS42L42_PAGE_25 + 0x04) #define CS42L42_SP_TX_ISOC_CTL (CS42L42_PAGE_25 + 0x05) #define CS42L42_SP_TX_FS (CS42L42_PAGE_25 + 0x06) #define CS42L42_SPDIF_SW_CTL1 (CS42L42_PAGE_25 + 0x07) /* Page 0x26 SRC Registers */ #define CS42L42_SRC_SDIN_FS (CS42L42_PAGE_26 + 0x01) #define CS42L42_SRC_SDIN_FS_SHIFT 0 #define CS42L42_SRC_SDIN_FS_MASK (0x1f << CS42L42_SRC_SDIN_FS_SHIFT) #define CS42L42_SRC_SDOUT_FS (CS42L42_PAGE_26 + 0x09) /* Page 0x28 S/PDIF Registers */ #define CS42L42_SPDIF_CTL1 (CS42L42_PAGE_28 + 0x01) #define CS42L42_SPDIF_CTL2 (CS42L42_PAGE_28 + 0x02) #define CS42L42_SPDIF_CTL3 (CS42L42_PAGE_28 + 0x03) #define CS42L42_SPDIF_CTL4 (CS42L42_PAGE_28 + 0x04) /* Page 0x29 Serial Port TX Registers */ #define CS42L42_ASP_TX_SZ_EN (CS42L42_PAGE_29 + 0x01) #define CS42L42_ASP_TX_CH_EN (CS42L42_PAGE_29 + 0x02) #define CS42L42_ASP_TX_CH_AP_RES (CS42L42_PAGE_29 + 0x03) #define CS42L42_ASP_TX_CH1_BIT_MSB (CS42L42_PAGE_29 + 0x04) #define CS42L42_ASP_TX_CH1_BIT_LSB (CS42L42_PAGE_29 + 0x05) #define CS42L42_ASP_TX_HIZ_DLY_CFG (CS42L42_PAGE_29 + 0x06) #define CS42L42_ASP_TX_CH2_BIT_MSB (CS42L42_PAGE_29 + 0x0A) #define CS42L42_ASP_TX_CH2_BIT_LSB (CS42L42_PAGE_29 + 0x0B) /* Page 0x2A Serial Port RX Registers */ #define CS42L42_ASP_RX_DAI0_EN (CS42L42_PAGE_2A + 0x01) #define CS42L42_ASP_RX0_CH_EN_SHIFT 2 #define CS42L42_ASP_RX0_CH_EN_MASK (0xf << CS42L42_ASP_RX0_CH_EN_SHIFT) #define CS42L42_ASP_RX0_CH1_EN 1 #define CS42L42_ASP_RX0_CH2_EN 2 #define CS42L42_ASP_RX0_CH3_EN 4 #define CS42L42_ASP_RX0_CH4_EN 8 #define CS42L42_ASP_RX_DAI0_CH1_AP_RES (CS42L42_PAGE_2A + 0x02) #define CS42L42_ASP_RX_DAI0_CH1_BIT_MSB (CS42L42_PAGE_2A + 0x03) #define CS42L42_ASP_RX_DAI0_CH1_BIT_LSB (CS42L42_PAGE_2A + 0x04) #define CS42L42_ASP_RX_DAI0_CH2_AP_RES (CS42L42_PAGE_2A + 0x05) #define CS42L42_ASP_RX_DAI0_CH2_BIT_MSB (CS42L42_PAGE_2A + 0x06) #define CS42L42_ASP_RX_DAI0_CH2_BIT_LSB (CS42L42_PAGE_2A + 0x07) #define CS42L42_ASP_RX_DAI0_CH3_AP_RES (CS42L42_PAGE_2A + 0x08) #define CS42L42_ASP_RX_DAI0_CH3_BIT_MSB (CS42L42_PAGE_2A + 0x09) #define CS42L42_ASP_RX_DAI0_CH3_BIT_LSB (CS42L42_PAGE_2A + 0x0A) #define CS42L42_ASP_RX_DAI0_CH4_AP_RES (CS42L42_PAGE_2A + 0x0B) #define CS42L42_ASP_RX_DAI0_CH4_BIT_MSB (CS42L42_PAGE_2A + 0x0C) #define CS42L42_ASP_RX_DAI0_CH4_BIT_LSB (CS42L42_PAGE_2A + 0x0D) #define CS42L42_ASP_RX_DAI1_CH1_AP_RES (CS42L42_PAGE_2A + 0x0E) #define CS42L42_ASP_RX_DAI1_CH1_BIT_MSB (CS42L42_PAGE_2A + 0x0F) #define CS42L42_ASP_RX_DAI1_CH1_BIT_LSB (CS42L42_PAGE_2A + 0x10) #define CS42L42_ASP_RX_DAI1_CH2_AP_RES (CS42L42_PAGE_2A + 0x11) #define CS42L42_ASP_RX_DAI1_CH2_BIT_MSB (CS42L42_PAGE_2A + 0x12) #define CS42L42_ASP_RX_DAI1_CH2_BIT_LSB (CS42L42_PAGE_2A + 0x13) #define CS42L42_ASP_RX_CH_AP_SHIFT 6 #define CS42L42_ASP_RX_CH_AP_MASK (1 << CS42L42_ASP_RX_CH_AP_SHIFT) #define CS42L42_ASP_RX_CH_AP_LOW 0 #define CS42L42_ASP_RX_CH_AP_HI 1 #define CS42L42_ASP_RX_CH_RES_SHIFT 0 #define CS42L42_ASP_RX_CH_RES_MASK (3 << CS42L42_ASP_RX_CH_RES_SHIFT) #define CS42L42_ASP_RX_CH_RES_32 3 #define CS42L42_ASP_RX_CH_RES_16 1 #define CS42L42_ASP_RX_CH_BIT_ST_SHIFT 0 #define CS42L42_ASP_RX_CH_BIT_ST_MASK (0xff << CS42L42_ASP_RX_CH_BIT_ST_SHIFT) /* Page 0x30 ID Registers */ #define CS42L42_SUB_REVID (CS42L42_PAGE_30 + 0x14) #define CS42L42_MAX_REGISTER (CS42L42_PAGE_30 + 0x14) /* Defines for fracturing values spread across multiple registers */ #define CS42L42_FRAC0_VAL(val) ((val) & 0x0000ff) #define CS42L42_FRAC1_VAL(val) (((val) & 0x00ff00) >> 8) #define CS42L42_FRAC2_VAL(val) (((val) & 0xff0000) >> 16) #define CS42L42_NUM_SUPPLIES 5 static const char *const cs42l42_supply_names[CS42L42_NUM_SUPPLIES] = { "VA", "VP", "VCP", "VD_FILT", "VL", }; struct cs42l42_private { struct regmap *regmap; struct snd_soc_codec *codec; struct regulator_bulk_data supplies[CS42L42_NUM_SUPPLIES]; struct gpio_desc *reset_gpio; struct completion pdn_done; u32 sclk; u32 srate; u32 swidth; u8 plug_state; u8 hs_type; u8 ts_inv; u8 ts_dbnc_rise; u8 ts_dbnc_fall; u8 btn_det_init_dbnce; u8 btn_det_event_dbnce; u8 bias_thresholds[CS42L42_NUM_BIASES]; u8 hs_bias_ramp_rate; u8 hs_bias_ramp_time; }; #endif /* __CS42L42_H__ */