Training courses

Kernel and Embedded Linux

Bootlin training courses

Embedded Linux, kernel,
Yocto Project, Buildroot, real-time,
graphics, boot time, debugging...

Bootlin logo

Elixir Cross Referencer

Open Menu /tools/perf/pmu-events/arch/arm64/arm/cortex-a76-n1/instruction.json 
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
[
    {
        "PublicDescription": "Software increment. Instruction architecturally executed (condition code check pass).",
        "EventCode": "0x00",
        "EventName": "SW_INCR",
        "BriefDescription": "Software increment."
    },
    {
        "PublicDescription": "Instruction architecturally executed. This event counts all retired instructions, including those that fail their condition check.",
        "EventCode": "0x08",
        "EventName": "INST_RETIRED",
        "BriefDescription": "Instruction architecturally executed."
    },
    {
        "EventCode": "0x0A",
        "EventName": "EXC_RETURN",
        "BriefDescription": "Instruction architecturally executed, condition code check pass, exception return."
    },
    {
        "PublicDescription": "Instruction architecturally executed, condition code check pass, write to CONTEXTIDR. This event only counts writes to CONTEXTIDR in AArch32 state, and via the CONTEXTIDR_EL1 mnemonic in AArch64 state.",
        "EventCode": "0x0B",
        "EventName": "CID_WRITE_RETIRED",
        "BriefDescription": "Instruction architecturally executed, condition code check pass, write to CONTEXTIDR."
    },
    {
        "EventCode": "0x1B",
        "EventName": "INST_SPEC",
        "BriefDescription": "Operation speculatively executed"
    },
    {
        "PublicDescription": "Instruction architecturally executed, condition code check pass, write to TTBR. This event only counts writes to TTBR0/TTBR1 in AArch32 state and TTBR0_EL1/TTBR1_EL1 in AArch64 state.",
        "EventCode": "0x1C",
        "EventName": "TTBR_WRITE_RETIRED",
        "BriefDescription": "Instruction architecturally executed, condition code check pass, write to TTBR"
    },
    {
        "PublicDescription": "Instruction architecturally executed, branch. This event counts all branches, taken or not. This excludes exception entries, debug entries and CCFAIL branches.",
        "EventCode": "0x21",
        "EventName": "BR_RETIRED",
        "BriefDescription": "Instruction architecturally executed, branch."
    },
    {
        "PublicDescription": "Instruction architecturally executed, mispredicted branch. This event counts any branch counted by BR_RETIRED which is not correctly predicted and causes a pipeline flush.",
        "EventCode": "0x22",
        "EventName": "BR_MIS_PRED_RETIRED",
        "BriefDescription": "Instruction architecturally executed, mispredicted branch."
    },
    {
        "ArchStdEvent": "ASE_SPEC"
    },
    {
        "ArchStdEvent": "BR_IMMED_SPEC"
    },
    {
        "ArchStdEvent": "BR_INDIRECT_SPEC"
    },
    {
        "ArchStdEvent": "BR_RETURN_SPEC"
    },
    {
        "ArchStdEvent": "CRYPTO_SPEC"
    },
    {
        "ArchStdEvent": "DMB_SPEC"
    },
    {
        "ArchStdEvent": "DP_SPEC"
    },
    {
        "ArchStdEvent": "DSB_SPEC"
    },
    {
        "ArchStdEvent": "ISB_SPEC"
    },
    {
        "ArchStdEvent": "LDREX_SPEC"
    },
    {
        "ArchStdEvent": "LDST_SPEC"
    },
    {
        "ArchStdEvent": "LD_SPEC"
    },
    {
        "ArchStdEvent": "PC_WRITE_SPEC"
    },
    {
        "ArchStdEvent": "RC_LD_SPEC"
    },
    {
        "ArchStdEvent": "RC_ST_SPEC"
    },
    {
        "ArchStdEvent": "STREX_FAIL_SPEC"
    },
    {
        "ArchStdEvent": "STREX_PASS_SPEC"
    },
    {
        "ArchStdEvent": "STREX_SPEC"
    },
    {
        "ArchStdEvent": "ST_SPEC"
    },
    {
        "ArchStdEvent": "VFP_SPEC"
    }
]