Training courses
Kernel and Embedded Linux
Bootlin training courses
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195
/* SPDX-License-Identifier: GPL-2.0-only */ /* * Copyright (C) ST-Ericsson SA 2010 */ #ifndef __MACH_DB8500_REGS_H #define __MACH_DB8500_REGS_H /* Base address and bank offsets for ESRAM */ #define U8500_ESRAM_BASE 0x40000000 #define U8500_ESRAM_BANK_SIZE 0x00020000 #define U8500_ESRAM_BANK0 U8500_ESRAM_BASE #define U8500_ESRAM_BANK1 (U8500_ESRAM_BASE + U8500_ESRAM_BANK_SIZE) #define U8500_ESRAM_BANK2 (U8500_ESRAM_BANK1 + U8500_ESRAM_BANK_SIZE) #define U8500_ESRAM_BANK3 (U8500_ESRAM_BANK2 + U8500_ESRAM_BANK_SIZE) #define U8500_ESRAM_BANK4 (U8500_ESRAM_BANK3 + U8500_ESRAM_BANK_SIZE) /* * on V1 DMA uses 4KB for logical parameters position is right after the 64KB * reserved for security */ #define U8500_ESRAM_DMA_LCPA_OFFSET 0x10000 #define U8500_DMA_LCPA_BASE (U8500_ESRAM_BANK0 + U8500_ESRAM_DMA_LCPA_OFFSET) /* This address fulfills the 256k alignment requirement of the lcla base */ #define U8500_DMA_LCLA_BASE U8500_ESRAM_BANK4 #define U8500_PER3_BASE 0x80000000 #define U8500_STM_BASE 0x80100000 #define U8500_STM_REG_BASE (U8500_STM_BASE + 0xF000) #define U8500_PER2_BASE 0x80110000 #define U8500_PER1_BASE 0x80120000 #define U8500_B2R2_BASE 0x80130000 #define U8500_HSEM_BASE 0x80140000 #define U8500_PER4_BASE 0x80150000 #define U8500_TPIU_BASE 0x80190000 #define U8500_ICN_BASE 0x81000000 #define U8500_BOOT_ROM_BASE 0x90000000 /* ASIC ID is at 0xbf4 offset within this region */ #define U8500_ASIC_ID_BASE 0x9001D000 #define U8500_PER6_BASE 0xa03c0000 #define U8500_PER7_BASE 0xa03d0000 #define U8500_PER5_BASE 0xa03e0000 #define U8500_SVA_BASE 0xa0100000 #define U8500_SIA_BASE 0xa0200000 #define U8500_SGA_BASE 0xa0300000 #define U8500_MCDE_BASE 0xa0350000 #define U8500_DMA_BASE 0x801C0000 /* v1 */ #define U8500_SBAG_BASE 0xa0390000 #define U8500_SCU_BASE 0xa0410000 #define U8500_GIC_CPU_BASE 0xa0410100 #define U8500_TWD_BASE 0xa0410600 #define U8500_GIC_DIST_BASE 0xa0411000 #define U8500_L2CC_BASE 0xa0412000 #define U8500_MODEM_I2C 0xb7e02000 #define U8500_GPIO0_BASE (U8500_PER1_BASE + 0xE000) #define U8500_GPIO1_BASE (U8500_PER3_BASE + 0xE000) #define U8500_GPIO2_BASE (U8500_PER2_BASE + 0xE000) #define U8500_GPIO3_BASE (U8500_PER5_BASE + 0x1E000) #define U8500_UART0_BASE (U8500_PER1_BASE + 0x0000) #define U8500_UART1_BASE (U8500_PER1_BASE + 0x1000) /* per6 base addresses */ #define U8500_RNG_BASE (U8500_PER6_BASE + 0x0000) #define U8500_HASH0_BASE (U8500_PER6_BASE + 0x1000) #define U8500_HASH1_BASE (U8500_PER6_BASE + 0x2000) #define U8500_PKA_BASE (U8500_PER6_BASE + 0x4000) #define U8500_PKAM_BASE (U8500_PER6_BASE + 0x5100) #define U8500_MTU0_BASE (U8500_PER6_BASE + 0x6000) /* v1 */ #define U8500_MTU1_BASE (U8500_PER6_BASE + 0x7000) /* v1 */ #define U8500_CR_BASE (U8500_PER6_BASE + 0x8000) /* v1 */ #define U8500_CRYP0_BASE (U8500_PER6_BASE + 0xa000) #define U8500_CRYP1_BASE (U8500_PER6_BASE + 0xb000) #define U8500_CLKRST6_BASE (U8500_PER6_BASE + 0xf000) /* per5 base addresses */ #define U8500_USBOTG_BASE (U8500_PER5_BASE + 0x00000) #define U8500_CLKRST5_BASE (U8500_PER5_BASE + 0x1f000) /* per4 base addresses */ #define U8500_BACKUPRAM0_BASE (U8500_PER4_BASE + 0x00000) #define U8500_BACKUPRAM1_BASE (U8500_PER4_BASE + 0x01000) #define U8500_RTT0_BASE (U8500_PER4_BASE + 0x02000) #define U8500_RTT1_BASE (U8500_PER4_BASE + 0x03000) #define U8500_RTC_BASE (U8500_PER4_BASE + 0x04000) #define U8500_SCR_BASE (U8500_PER4_BASE + 0x05000) #define U8500_DMC_BASE (U8500_PER4_BASE + 0x06000) #define U8500_PRCMU_BASE (U8500_PER4_BASE + 0x07000) #define U9540_DMC1_BASE (U8500_PER4_BASE + 0x0A000) #define U8500_PRCMU_TCDM_BASE (U8500_PER4_BASE + 0x68000) #define U8500_PRCMU_TCPM_BASE (U8500_PER4_BASE + 0x60000) #define U8500_PRCMU_TIMER_3_BASE (U8500_PER4_BASE + 0x07338) #define U8500_PRCMU_TIMER_4_BASE (U8500_PER4_BASE + 0x07450) /* per3 base addresses */ #define U8500_FSMC_BASE (U8500_PER3_BASE + 0x0000) #define U8500_SSP0_BASE (U8500_PER3_BASE + 0x2000) #define U8500_SSP1_BASE (U8500_PER3_BASE + 0x3000) #define U8500_I2C0_BASE (U8500_PER3_BASE + 0x4000) #define U8500_SDI2_BASE (U8500_PER3_BASE + 0x5000) #define U8500_SKE_BASE (U8500_PER3_BASE + 0x6000) #define U8500_UART2_BASE (U8500_PER3_BASE + 0x7000) #define U8500_SDI5_BASE (U8500_PER3_BASE + 0x8000) #define U8500_CLKRST3_BASE (U8500_PER3_BASE + 0xf000) /* per2 base addresses */ #define U8500_I2C3_BASE (U8500_PER2_BASE + 0x0000) #define U8500_SPI2_BASE (U8500_PER2_BASE + 0x1000) #define U8500_SPI1_BASE (U8500_PER2_BASE + 0x2000) #define U8500_PWL_BASE (U8500_PER2_BASE + 0x3000) #define U8500_SDI4_BASE (U8500_PER2_BASE + 0x4000) #define U8500_MSP2_BASE (U8500_PER2_BASE + 0x7000) #define U8500_SDI1_BASE (U8500_PER2_BASE + 0x8000) #define U8500_SDI3_BASE (U8500_PER2_BASE + 0x9000) #define U8500_SPI0_BASE (U8500_PER2_BASE + 0xa000) #define U8500_HSIR_BASE (U8500_PER2_BASE + 0xb000) #define U8500_HSIT_BASE (U8500_PER2_BASE + 0xc000) #define U8500_CLKRST2_BASE (U8500_PER2_BASE + 0xf000) /* per1 base addresses */ #define U8500_I2C1_BASE (U8500_PER1_BASE + 0x2000) #define U8500_MSP0_BASE (U8500_PER1_BASE + 0x3000) #define U8500_MSP1_BASE (U8500_PER1_BASE + 0x4000) #define U8500_MSP3_BASE (U8500_PER1_BASE + 0x5000) #define U8500_SDI0_BASE (U8500_PER1_BASE + 0x6000) #define U8500_I2C2_BASE (U8500_PER1_BASE + 0x8000) #define U8500_SPI3_BASE (U8500_PER1_BASE + 0x9000) #define U8500_I2C4_BASE (U8500_PER1_BASE + 0xa000) #define U8500_SLIM0_BASE (U8500_PER1_BASE + 0xb000) #define U8500_CLKRST1_BASE (U8500_PER1_BASE + 0xf000) #define U8500_SHRM_GOP_INTERRUPT_BASE 0xB7C00040 #define U8500_GPIOBANK0_BASE U8500_GPIO0_BASE #define U8500_GPIOBANK1_BASE (U8500_GPIO0_BASE + 0x80) #define U8500_GPIOBANK2_BASE U8500_GPIO1_BASE #define U8500_GPIOBANK3_BASE (U8500_GPIO1_BASE + 0x80) #define U8500_GPIOBANK4_BASE (U8500_GPIO1_BASE + 0x100) #define U8500_GPIOBANK5_BASE (U8500_GPIO1_BASE + 0x180) #define U8500_GPIOBANK6_BASE U8500_GPIO2_BASE #define U8500_GPIOBANK7_BASE (U8500_GPIO2_BASE + 0x80) #define U8500_GPIOBANK8_BASE U8500_GPIO3_BASE #define U8500_MCDE_SIZE 0x1000 #define U8500_DSI_LINK_SIZE 0x1000 #define U8500_DSI_LINK1_BASE (U8500_MCDE_BASE + U8500_MCDE_SIZE) #define U8500_DSI_LINK2_BASE (U8500_DSI_LINK1_BASE + U8500_DSI_LINK_SIZE) #define U8500_DSI_LINK3_BASE (U8500_DSI_LINK2_BASE + U8500_DSI_LINK_SIZE) #define U8500_DSI_LINK_COUNT 0x3 /* Modem and APE physical addresses */ #define U8500_MODEM_BASE 0xe000000 #define U8500_APE_BASE 0x6000000 /* SoC identification number information */ #define U8500_BB_UID_BASE (U8500_BACKUPRAM1_BASE + 0xFC0) /* Offsets to specific addresses in some IP blocks for DMA */ #define MSP_TX_RX_REG_OFFSET 0 #define CRYP1_RX_REG_OFFSET 0x10 #define CRYP1_TX_REG_OFFSET 0x8 #define HASH1_TX_REG_OFFSET 0x4 /* * Macros to get at IO space when running virtually * We dont map all the peripherals, let ioremap do * this for us. We map only very basic peripherals here. */ #define U8500_IO_VIRTUAL 0xf0000000 #define U8500_IO_PHYSICAL 0xa0000000 /* This is where we map in the ROM to check ASIC IDs */ #define UX500_VIRT_ROM IOMEM(0xf0000000) /* This macro is used in assembly, so no cast */ #define IO_ADDRESS(x) \ (((x) & 0x0fffffff) + (((x) >> 4) & 0x0f000000) + U8500_IO_VIRTUAL) /* typesafe io address */ #define __io_address(n) IOMEM(IO_ADDRESS(n)) /* Used by some plat-nomadik code */ #define io_p2v(n) __io_address(n) #define ARRAY_AND_SIZE(x) (x), ARRAY_SIZE(x) #endif