Training courses

Kernel and Embedded Linux

Bootlin training courses

Embedded Linux, kernel,
Yocto Project, Buildroot, real-time,
graphics, boot time, debugging...

Bootlin logo

Elixir Cross Referencer

Open Menu /tools/perf/pmu-events/arch/arm64/cavium/thunderx2/core-imp-def.json 
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
[
    {
        "ArchStdEvent": "L1D_CACHE_RD",
    },
    {
        "ArchStdEvent": "L1D_CACHE_WR",
    },
    {
        "ArchStdEvent": "L1D_CACHE_REFILL_RD",
    },
    {
        "ArchStdEvent": "L1D_CACHE_REFILL_WR",
    },
    {
        "ArchStdEvent": "L1D_CACHE_REFILL_INNER",
    },
    {
        "ArchStdEvent": "L1D_CACHE_REFILL_OUTER",
    },
    {
        "ArchStdEvent": "L1D_CACHE_WB_VICTIM",
    },
    {
        "ArchStdEvent": "L1D_CACHE_WB_CLEAN",
    },
    {
        "ArchStdEvent": "L1D_CACHE_INVAL",
    },
    {
        "ArchStdEvent": "L1D_TLB_REFILL_RD",
    },
    {
        "ArchStdEvent": "L1D_TLB_REFILL_WR",
    },
    {
        "ArchStdEvent": "L1D_TLB_RD",
    },
    {
        "ArchStdEvent": "L1D_TLB_WR",
    },
    {
        "ArchStdEvent": "L2D_TLB_REFILL_RD",
    },
    {
        "ArchStdEvent": "L2D_TLB_REFILL_WR",
    },
    {
        "ArchStdEvent": "L2D_TLB_RD",
    },
    {
        "ArchStdEvent": "L2D_TLB_WR",
    },
    {
        "ArchStdEvent": "BUS_ACCESS_RD",
    },
    {
        "ArchStdEvent": "BUS_ACCESS_WR",
    },
    {
        "ArchStdEvent": "MEM_ACCESS_RD",
    },
    {
        "ArchStdEvent": "MEM_ACCESS_WR",
    },
    {
        "ArchStdEvent": "UNALIGNED_LD_SPEC",
    },
    {
        "ArchStdEvent": "UNALIGNED_ST_SPEC",
    },
    {
        "ArchStdEvent": "UNALIGNED_LDST_SPEC",
    },
    {
        "ArchStdEvent": "EXC_UNDEF",
    },
    {
        "ArchStdEvent": "EXC_SVC",
    },
    {
        "ArchStdEvent": "EXC_PABORT",
    },
    {
        "ArchStdEvent": "EXC_DABORT",
    },
    {
        "ArchStdEvent": "EXC_IRQ",
    },
    {
        "ArchStdEvent": "EXC_FIQ",
    },
    {
        "ArchStdEvent": "EXC_SMC",
    },
    {
        "ArchStdEvent": "EXC_HVC",
    },
    {
        "ArchStdEvent": "EXC_TRAP_PABORT",
    },
    {
        "ArchStdEvent": "EXC_TRAP_DABORT",
    },
    {
        "ArchStdEvent": "EXC_TRAP_OTHER",
    },
    {
        "ArchStdEvent": "EXC_TRAP_IRQ",
    },
    {
        "ArchStdEvent": "EXC_TRAP_FIQ",
    }
]