Training courses
Kernel and Embedded Linux
Bootlin training courses
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470
/* SPDX-License-Identifier: GPL-2.0-only */ /* * Copyright (C) 2012 Freescale Semiconductor, Inc. */ #ifndef __LINUX_IMX6Q_IOMUXC_GPR_H #define __LINUX_IMX6Q_IOMUXC_GPR_H #include <linux/bitops.h> #define IOMUXC_GPR0 0x00 #define IOMUXC_GPR1 0x04 #define IOMUXC_GPR2 0x08 #define IOMUXC_GPR3 0x0c #define IOMUXC_GPR4 0x10 #define IOMUXC_GPR5 0x14 #define IOMUXC_GPR6 0x18 #define IOMUXC_GPR7 0x1c #define IOMUXC_GPR8 0x20 #define IOMUXC_GPR9 0x24 #define IOMUXC_GPR10 0x28 #define IOMUXC_GPR11 0x2c #define IOMUXC_GPR12 0x30 #define IOMUXC_GPR13 0x34 #define IMX6Q_GPR0_CLOCK_8_MUX_SEL_MASK (0x3 << 30) #define IMX6Q_GPR0_CLOCK_8_MUX_SEL_AUDMUX_RXCLK_P7_MUXED (0x0 << 30) #define IMX6Q_GPR0_CLOCK_8_MUX_SEL_AUDMUX_RXCLK_P7 (0x1 << 30) #define IMX6Q_GPR0_CLOCK_8_MUX_SEL_SSI3_SSI_SRCK (0x2 << 30) #define IMX6Q_GPR0_CLOCK_8_MUX_SEL_SSI3_RX_BIT_CLK (0x3 << 30) #define IMX6Q_GPR0_CLOCK_0_MUX_SEL_MASK (0x3 << 28) #define IMX6Q_GPR0_CLOCK_0_MUX_SEL_ESAI1_IPP_IND_SCKR_MUXED (0x0 << 28) #define IMX6Q_GPR0_CLOCK_0_MUX_SEL_ESAI1_IPP_IND_SCKR (0x1 << 28) #define IMX6Q_GPR0_CLOCK_0_MUX_SEL_ESAI1_IPP_DO_SCKR (0x2 << 28) #define IMX6Q_GPR0_CLOCK_B_MUX_SEL_MASK (0x3 << 26) #define IMX6Q_GPR0_CLOCK_B_MUX_SEL_AUDMUX_TXCLK_P7_MUXED (0x0 << 26) #define IMX6Q_GPR0_CLOCK_B_MUX_SEL_AUDMUX_TXCLK_P7 (0x1 << 26) #define IMX6Q_GPR0_CLOCK_B_MUX_SEL_SSI3_SSI_STCK (0x2 << 26) #define IMX6Q_GPR0_CLOCK_B_MUX_SEL_SSI3_TX_BIT_CLK (0x3 << 26) #define IMX6Q_GPR0_CLOCK_3_MUX_SEL_MASK (0x3 << 24) #define IMX6Q_GPR0_CLOCK_3_MUX_SEL_AUDMUX_RXCLK_P7_MUXED (0x3 << 24) #define IMX6Q_GPR0_CLOCK_3_MUX_SEL_AUDMUX_RXCLK_P7 (0x3 << 24) #define IMX6Q_GPR0_CLOCK_3_MUX_SEL_SSI3_SSI_SRCK (0x3 << 24) #define IMX6Q_GPR0_CLOCK_3_MUX_SEL_SSI3_RX_BIT_CLK (0x3 << 24) #define IMX6Q_GPR0_CLOCK_A_MUX_SEL_MASK (0x3 << 22) #define IMX6Q_GPR0_CLOCK_A_MUX_SEL_AUDMUX_TXCLK_P2_MUXED (0x0 << 22) #define IMX6Q_GPR0_CLOCK_A_MUX_SEL_AUDMUX_TXCLK_P2 (0x1 << 22) #define IMX6Q_GPR0_CLOCK_A_MUX_SEL_SSI2_SSI_STCK (0x2 << 22) #define IMX6Q_GPR0_CLOCK_A_MUX_SEL_SSI2_TX_BIT_CLK (0x3 << 22) #define IMX6Q_GPR0_CLOCK_2_MUX_SEL_MASK (0x3 << 20) #define IMX6Q_GPR0_CLOCK_2_MUX_SEL_AUDMUX_RXCLK_P2_MUXED (0x0 << 20) #define IMX6Q_GPR0_CLOCK_2_MUX_SEL_AUDMUX_RXCLK_P2 (0x1 << 20) #define IMX6Q_GPR0_CLOCK_2_MUX_SEL_SSI2_SSI_SRCK (0x2 << 20) #define IMX6Q_GPR0_CLOCK_2_MUX_SEL_SSI2_RX_BIT_CLK (0x3 << 20) #define IMX6Q_GPR0_CLOCK_9_MUX_SEL_MASK (0x3 << 18) #define IMX6Q_GPR0_CLOCK_9_MUX_SEL_AUDMUX_TXCLK_P1_MUXED (0x0 << 18) #define IMX6Q_GPR0_CLOCK_9_MUX_SEL_AUDMUX_TXCLK_P1 (0x1 << 18) #define IMX6Q_GPR0_CLOCK_9_MUX_SEL_SSI1_SSI_STCK (0x2 << 18) #define IMX6Q_GPR0_CLOCK_9_MUX_SEL_SSI1_SSI_TX_BIT_CLK (0x3 << 18) #define IMX6Q_GPR0_CLOCK_1_MUX_SEL_MASK (0x3 << 16) #define IMX6Q_GPR0_CLOCK_1_MUX_SEL_AUDMUX_RXCLK_P1_MUXED (0x0 << 16) #define IMX6Q_GPR0_CLOCK_1_MUX_SEL_AUDMUX_RXCLK_P1 (0x1 << 16) #define IMX6Q_GPR0_CLOCK_1_MUX_SEL_SSI1_SSI_SRCK (0x2 << 16) #define IMX6Q_GPR0_CLOCK_1_MUX_SEL_SSI1_SSI_RX_BIT_CLK (0x3 << 16) #define IMX6Q_GPR0_TX_CLK2_MUX_SEL_MASK (0x3 << 14) #define IMX6Q_GPR0_TX_CLK2_MUX_SEL_ASRCK_CLK1 (0x0 << 14) #define IMX6Q_GPR0_TX_CLK2_MUX_SEL_ASRCK_CLK2 (0x1 << 14) #define IMX6Q_GPR0_TX_CLK2_MUX_SEL_ASRCK_CLK3 (0x2 << 14) #define IMX6Q_GPR0_DMAREQ_MUX_SEL7_MASK BIT(7) #define IMX6Q_GPR0_DMAREQ_MUX_SEL7_SPDIF 0x0 #define IMX6Q_GPR0_DMAREQ_MUX_SEL7_IOMUX BIT(7) #define IMX6Q_GPR0_DMAREQ_MUX_SEL6_MASK BIT(6) #define IMX6Q_GPR0_DMAREQ_MUX_SEL6_ESAI 0x0 #define IMX6Q_GPR0_DMAREQ_MUX_SEL6_I2C3 BIT(6) #define IMX6Q_GPR0_DMAREQ_MUX_SEL5_MASK BIT(5) #define IMX6Q_GPR0_DMAREQ_MUX_SEL5_ECSPI4 0x0 #define IMX6Q_GPR0_DMAREQ_MUX_SEL5_EPIT2 BIT(5) #define IMX6Q_GPR0_DMAREQ_MUX_SEL4_MASK BIT(4) #define IMX6Q_GPR0_DMAREQ_MUX_SEL4_ECSPI4 0x0 #define IMX6Q_GPR0_DMAREQ_MUX_SEL4_I2C1 BIT(4) #define IMX6Q_GPR0_DMAREQ_MUX_SEL3_MASK BIT(3) #define IMX6Q_GPR0_DMAREQ_MUX_SEL3_ECSPI2 0x0 #define IMX6Q_GPR0_DMAREQ_MUX_SEL3_I2C1 BIT(3) #define IMX6Q_GPR0_DMAREQ_MUX_SEL2_MASK BIT(2) #define IMX6Q_GPR0_DMAREQ_MUX_SEL2_ECSPI1 0x0 #define IMX6Q_GPR0_DMAREQ_MUX_SEL2_I2C2 BIT(2) #define IMX6Q_GPR0_DMAREQ_MUX_SEL1_MASK BIT(1) #define IMX6Q_GPR0_DMAREQ_MUX_SEL1_ECSPI1 0x0 #define IMX6Q_GPR0_DMAREQ_MUX_SEL1_I2C3 BIT(1) #define IMX6Q_GPR0_DMAREQ_MUX_SEL0_MASK BIT(0) #define IMX6Q_GPR0_DMAREQ_MUX_SEL0_IPU1 0x0 #define IMX6Q_GPR0_DMAREQ_MUX_SEL0_IOMUX BIT(0) #define IMX6Q_GPR1_PCIE_REQ_MASK (0x3 << 30) #define IMX6Q_GPR1_PCIE_SW_RST BIT(29) #define IMX6Q_GPR1_PCIE_EXIT_L1 BIT(28) #define IMX6Q_GPR1_PCIE_RDY_L23 BIT(27) #define IMX6Q_GPR1_PCIE_ENTER_L1 BIT(26) #define IMX6Q_GPR1_MIPI_COLOR_SW BIT(25) #define IMX6Q_GPR1_DPI_OFF BIT(24) #define IMX6Q_GPR1_EXC_MON_MASK BIT(22) #define IMX6Q_GPR1_EXC_MON_OKAY 0x0 #define IMX6Q_GPR1_EXC_MON_SLVE BIT(22) #define IMX6Q_GPR1_ENET_CLK_SEL_MASK BIT(21) #define IMX6Q_GPR1_ENET_CLK_SEL_PAD 0 #define IMX6Q_GPR1_ENET_CLK_SEL_ANATOP BIT(21) #define IMX6Q_GPR1_MIPI_IPU2_MUX_MASK BIT(20) #define IMX6Q_GPR1_MIPI_IPU2_MUX_GASKET 0x0 #define IMX6Q_GPR1_MIPI_IPU2_MUX_IOMUX BIT(20) #define IMX6Q_GPR1_MIPI_IPU1_MUX_MASK BIT(19) #define IMX6Q_GPR1_MIPI_IPU1_MUX_GASKET 0x0 #define IMX6Q_GPR1_MIPI_IPU1_MUX_IOMUX BIT(19) #define IMX6Q_GPR1_PCIE_TEST_PD BIT(18) #define IMX6Q_GPR1_IPU_VPU_MUX_MASK BIT(17) #define IMX6Q_GPR1_IPU_VPU_MUX_IPU1 0x0 #define IMX6Q_GPR1_IPU_VPU_MUX_IPU2 BIT(17) #define IMX6Q_GPR1_PCIE_REF_CLK_EN BIT(16) #define IMX6Q_GPR1_USB_EXP_MODE BIT(15) #define IMX6Q_GPR1_PCIE_INT BIT(14) #define IMX6Q_GPR1_USB_OTG_ID_SEL_MASK BIT(13) #define IMX6Q_GPR1_USB_OTG_ID_SEL_ENET_RX_ER 0x0 #define IMX6Q_GPR1_USB_OTG_ID_SEL_GPIO_1 BIT(13) #define IMX6Q_GPR1_GINT BIT(12) #define IMX6Q_GPR1_ADDRS3_MASK (0x3 << 10) #define IMX6Q_GPR1_ADDRS3_32MB (0x0 << 10) #define IMX6Q_GPR1_ADDRS3_64MB (0x1 << 10) #define IMX6Q_GPR1_ADDRS3_128MB (0x2 << 10) #define IMX6Q_GPR1_ACT_CS3 BIT(9) #define IMX6Q_GPR1_ADDRS2_MASK (0x3 << 7) #define IMX6Q_GPR1_ACT_CS2 BIT(6) #define IMX6Q_GPR1_ADDRS1_MASK (0x3 << 4) #define IMX6Q_GPR1_ACT_CS1 BIT(3) #define IMX6Q_GPR1_ADDRS0_MASK (0x3 << 1) #define IMX6Q_GPR1_ACT_CS0 BIT(0) #define IMX6Q_GPR2_COUNTER_RESET_VAL_MASK (0x3 << 20) #define IMX6Q_GPR2_COUNTER_RESET_VAL_5 (0x0 << 20) #define IMX6Q_GPR2_COUNTER_RESET_VAL_3 (0x1 << 20) #define IMX6Q_GPR2_COUNTER_RESET_VAL_4 (0x2 << 20) #define IMX6Q_GPR2_COUNTER_RESET_VAL_6 (0x3 << 20) #define IMX6Q_GPR2_LVDS_CLK_SHIFT_MASK (0x7 << 16) #define IMX6Q_GPR2_LVDS_CLK_SHIFT_0 (0x0 << 16) #define IMX6Q_GPR2_LVDS_CLK_SHIFT_1 (0x1 << 16) #define IMX6Q_GPR2_LVDS_CLK_SHIFT_2 (0x2 << 16) #define IMX6Q_GPR2_LVDS_CLK_SHIFT_3 (0x3 << 16) #define IMX6Q_GPR2_LVDS_CLK_SHIFT_4 (0x4 << 16) #define IMX6Q_GPR2_LVDS_CLK_SHIFT_5 (0x5 << 16) #define IMX6Q_GPR2_LVDS_CLK_SHIFT_6 (0x6 << 16) #define IMX6Q_GPR2_LVDS_CLK_SHIFT_7 (0x7 << 16) #define IMX6Q_GPR2_BGREF_RRMODE_MASK BIT(15) #define IMX6Q_GPR2_BGREF_RRMODE_EXT_RESISTOR 0x0 #define IMX6Q_GPR2_BGREF_RRMODE_INT_RESISTOR BIT(15) #define IMX6Q_GPR2_DI1_VS_POLARITY_MASK BIT(10) #define IMX6Q_GPR2_DI1_VS_POLARITY_ACTIVE_H 0x0 #define IMX6Q_GPR2_DI1_VS_POLARITY_ACTIVE_L BIT(10) #define IMX6Q_GPR2_DI0_VS_POLARITY_MASK BIT(9) #define IMX6Q_GPR2_DI0_VS_POLARITY_ACTIVE_H 0x0 #define IMX6Q_GPR2_DI0_VS_POLARITY_ACTIVE_L BIT(9) #define IMX6Q_GPR2_BIT_MAPPING_CH1_MASK BIT(8) #define IMX6Q_GPR2_BIT_MAPPING_CH1_SPWG 0x0 #define IMX6Q_GPR2_BIT_MAPPING_CH1_JEIDA BIT(8) #define IMX6Q_GPR2_DATA_WIDTH_CH1_MASK BIT(7) #define IMX6Q_GPR2_DATA_WIDTH_CH1_18BIT 0x0 #define IMX6Q_GPR2_DATA_WIDTH_CH1_24BIT BIT(7) #define IMX6Q_GPR2_BIT_MAPPING_CH0_MASK BIT(6) #define IMX6Q_GPR2_BIT_MAPPING_CH0_SPWG 0x0 #define IMX6Q_GPR2_BIT_MAPPING_CH0_JEIDA BIT(6) #define IMX6Q_GPR2_DATA_WIDTH_CH0_MASK BIT(5) #define IMX6Q_GPR2_DATA_WIDTH_CH0_18BIT 0x0 #define IMX6Q_GPR2_DATA_WIDTH_CH0_24BIT BIT(5) #define IMX6Q_GPR2_SPLIT_MODE_EN BIT(4) #define IMX6Q_GPR2_CH1_MODE_MASK (0x3 << 2) #define IMX6Q_GPR2_CH1_MODE_DISABLE (0x0 << 2) #define IMX6Q_GPR2_CH1_MODE_EN_ROUTE_DI0 (0x1 << 2) #define IMX6Q_GPR2_CH1_MODE_EN_ROUTE_DI1 (0x3 << 2) #define IMX6Q_GPR2_CH0_MODE_MASK (0x3 << 0) #define IMX6Q_GPR2_CH0_MODE_DISABLE (0x0 << 0) #define IMX6Q_GPR2_CH0_MODE_EN_ROUTE_DI0 (0x1 << 0) #define IMX6Q_GPR2_CH0_MODE_EN_ROUTE_DI1 (0x3 << 0) #define IMX6Q_GPR3_GPU_DBG_MASK (0x3 << 29) #define IMX6Q_GPR3_GPU_DBG_GPU3D (0x0 << 29) #define IMX6Q_GPR3_GPU_DBG_GPU2D (0x1 << 29) #define IMX6Q_GPR3_GPU_DBG_OPENVG (0x2 << 29) #define IMX6Q_GPR3_BCH_WR_CACHE_CTL BIT(28) #define IMX6Q_GPR3_BCH_RD_CACHE_CTL BIT(27) #define IMX6Q_GPR3_USDHCX_WR_CACHE_CTL BIT(26) #define IMX6Q_GPR3_USDHCX_RD_CACHE_CTL BIT(25) #define IMX6Q_GPR3_OCRAM_CTL_MASK (0xf << 21) #define IMX6Q_GPR3_OCRAM_STATUS_MASK (0xf << 17) #define IMX6Q_GPR3_CORE3_DBG_ACK_EN BIT(16) #define IMX6Q_GPR3_CORE2_DBG_ACK_EN BIT(15) #define IMX6Q_GPR3_CORE1_DBG_ACK_EN BIT(14) #define IMX6Q_GPR3_CORE0_DBG_ACK_EN BIT(13) #define IMX6Q_GPR3_TZASC2_BOOT_LOCK BIT(12) #define IMX6Q_GPR3_TZASC1_BOOT_LOCK BIT(11) #define IMX6Q_GPR3_IPU_DIAG_MASK BIT(10) #define IMX6Q_GPR3_LVDS1_MUX_CTL_MASK (0x3 << 8) #define IMX6Q_GPR3_LVDS1_MUX_CTL_IPU1_DI0 (0x0 << 8) #define IMX6Q_GPR3_LVDS1_MUX_CTL_IPU1_DI1 (0x1 << 8) #define IMX6Q_GPR3_LVDS1_MUX_CTL_IPU2_DI0 (0x2 << 8) #define IMX6Q_GPR3_LVDS1_MUX_CTL_IPU2_DI1 (0x3 << 8) #define IMX6Q_GPR3_LVDS0_MUX_CTL_MASK (0x3 << 6) #define IMX6Q_GPR3_LVDS0_MUX_CTL_IPU1_DI0 (0x0 << 6) #define IMX6Q_GPR3_LVDS0_MUX_CTL_IPU1_DI1 (0x1 << 6) #define IMX6Q_GPR3_LVDS0_MUX_CTL_IPU2_DI0 (0x2 << 6) #define IMX6Q_GPR3_LVDS0_MUX_CTL_IPU2_DI1 (0x3 << 6) #define IMX6Q_GPR3_MIPI_MUX_CTL_SHIFT 4 #define IMX6Q_GPR3_MIPI_MUX_CTL_MASK (0x3 << 4) #define IMX6Q_GPR3_MIPI_MUX_CTL_IPU1_DI0 (0x0 << 4) #define IMX6Q_GPR3_MIPI_MUX_CTL_IPU1_DI1 (0x1 << 4) #define IMX6Q_GPR3_MIPI_MUX_CTL_IPU2_DI0 (0x2 << 4) #define IMX6Q_GPR3_MIPI_MUX_CTL_IPU2_DI1 (0x3 << 4) #define IMX6Q_GPR3_HDMI_MUX_CTL_SHIFT 2 #define IMX6Q_GPR3_HDMI_MUX_CTL_MASK (0x3 << 2) #define IMX6Q_GPR3_HDMI_MUX_CTL_IPU1_DI0 (0x0 << 2) #define IMX6Q_GPR3_HDMI_MUX_CTL_IPU1_DI1 (0x1 << 2) #define IMX6Q_GPR3_HDMI_MUX_CTL_IPU2_DI0 (0x2 << 2) #define IMX6Q_GPR3_HDMI_MUX_CTL_IPU2_DI1 (0x3 << 2) #define IMX6Q_GPR4_VDOA_WR_CACHE_SEL BIT(31) #define IMX6Q_GPR4_VDOA_RD_CACHE_SEL BIT(30) #define IMX6Q_GPR4_VDOA_WR_CACHE_VAL BIT(29) #define IMX6Q_GPR4_VDOA_RD_CACHE_VAL BIT(28) #define IMX6Q_GPR4_PCIE_WR_CACHE_SEL BIT(27) #define IMX6Q_GPR4_PCIE_RD_CACHE_SEL BIT(26) #define IMX6Q_GPR4_PCIE_WR_CACHE_VAL BIT(25) #define IMX6Q_GPR4_PCIE_RD_CACHE_VAL BIT(24) #define IMX6Q_GPR4_SDMA_STOP_ACK BIT(19) #define IMX6Q_GPR4_CAN2_STOP_ACK BIT(18) #define IMX6Q_GPR4_CAN1_STOP_ACK BIT(17) #define IMX6Q_GPR4_ENET_STOP_ACK BIT(16) #define IMX6Q_GPR4_SOC_VERSION_MASK (0xff << 8) #define IMX6Q_GPR4_SOC_VERSION_OFF 0x8 #define IMX6Q_GPR4_VPU_WR_CACHE_SEL BIT(7) #define IMX6Q_GPR4_VPU_RD_CACHE_SEL BIT(6) #define IMX6Q_GPR4_VPU_P_WR_CACHE_VAL BIT(3) #define IMX6Q_GPR4_VPU_P_RD_CACHE_VAL_MASK BIT(2) #define IMX6Q_GPR4_IPU_WR_CACHE_CTL BIT(1) #define IMX6Q_GPR4_IPU_RD_CACHE_CTL BIT(0) #define IMX6Q_GPR5_L2_CLK_STOP BIT(8) #define IMX6Q_GPR5_SATA_SW_PD BIT(10) #define IMX6Q_GPR5_SATA_SW_RST BIT(11) #define IMX6Q_GPR6_IPU1_ID00_WR_QOS_MASK (0xf << 0) #define IMX6Q_GPR6_IPU1_ID01_WR_QOS_MASK (0xf << 4) #define IMX6Q_GPR6_IPU1_ID10_WR_QOS_MASK (0xf << 8) #define IMX6Q_GPR6_IPU1_ID11_WR_QOS_MASK (0xf << 12) #define IMX6Q_GPR6_IPU1_ID00_RD_QOS_MASK (0xf << 16) #define IMX6Q_GPR6_IPU1_ID01_RD_QOS_MASK (0xf << 20) #define IMX6Q_GPR6_IPU1_ID10_RD_QOS_MASK (0xf << 24) #define IMX6Q_GPR6_IPU1_ID11_RD_QOS_MASK (0xf << 28) #define IMX6Q_GPR7_IPU2_ID00_WR_QOS_MASK (0xf << 0) #define IMX6Q_GPR7_IPU2_ID01_WR_QOS_MASK (0xf << 4) #define IMX6Q_GPR7_IPU2_ID10_WR_QOS_MASK (0xf << 8) #define IMX6Q_GPR7_IPU2_ID11_WR_QOS_MASK (0xf << 12) #define IMX6Q_GPR7_IPU2_ID00_RD_QOS_MASK (0xf << 16) #define IMX6Q_GPR7_IPU2_ID01_RD_QOS_MASK (0xf << 20) #define IMX6Q_GPR7_IPU2_ID10_RD_QOS_MASK (0xf << 24) #define IMX6Q_GPR7_IPU2_ID11_RD_QOS_MASK (0xf << 28) #define IMX6Q_GPR8_TX_SWING_LOW (0x7f << 25) #define IMX6Q_GPR8_TX_SWING_FULL (0x7f << 18) #define IMX6Q_GPR8_TX_DEEMPH_GEN2_6DB (0x3f << 12) #define IMX6Q_GPR8_TX_DEEMPH_GEN2_3P5DB (0x3f << 6) #define IMX6Q_GPR8_TX_DEEMPH_GEN1 (0x3f << 0) #define IMX6Q_GPR9_TZASC2_BYP BIT(1) #define IMX6Q_GPR9_TZASC1_BYP BIT(0) #define IMX6Q_GPR10_LOCK_DBG_EN BIT(29) #define IMX6Q_GPR10_LOCK_DBG_CLK_EN BIT(28) #define IMX6Q_GPR10_LOCK_SEC_ERR_RESP BIT(27) #define IMX6Q_GPR10_LOCK_OCRAM_TZ_ADDR (0x3f << 21) #define IMX6Q_GPR10_LOCK_OCRAM_TZ_EN BIT(20) #define IMX6Q_GPR10_LOCK_DCIC2_MUX_MASK (0x3 << 18) #define IMX6Q_GPR10_LOCK_DCIC1_MUX_MASK (0x3 << 16) #define IMX6Q_GPR10_DBG_EN BIT(13) #define IMX6Q_GPR10_DBG_CLK_EN BIT(12) #define IMX6Q_GPR10_SEC_ERR_RESP_MASK BIT(11) #define IMX6Q_GPR10_SEC_ERR_RESP_OKEY 0x0 #define IMX6Q_GPR10_SEC_ERR_RESP_SLVE BIT(11) #define IMX6Q_GPR10_OCRAM_TZ_ADDR_MASK (0x3f << 5) #define IMX6Q_GPR10_OCRAM_TZ_EN_MASK BIT(4) #define IMX6Q_GPR10_DCIC2_MUX_CTL_MASK (0x3 << 2) #define IMX6Q_GPR10_DCIC2_MUX_CTL_IPU1_DI0 (0x0 << 2) #define IMX6Q_GPR10_DCIC2_MUX_CTL_IPU1_DI1 (0x1 << 2) #define IMX6Q_GPR10_DCIC2_MUX_CTL_IPU2_DI0 (0x2 << 2) #define IMX6Q_GPR10_DCIC2_MUX_CTL_IPU2_DI1 (0x3 << 2) #define IMX6Q_GPR10_DCIC1_MUX_CTL_MASK (0x3 << 0) #define IMX6Q_GPR10_DCIC1_MUX_CTL_IPU1_DI0 (0x0 << 0) #define IMX6Q_GPR10_DCIC1_MUX_CTL_IPU1_DI1 (0x1 << 0) #define IMX6Q_GPR10_DCIC1_MUX_CTL_IPU2_DI0 (0x2 << 0) #define IMX6Q_GPR10_DCIC1_MUX_CTL_IPU2_DI1 (0x3 << 0) #define IMX6Q_GPR12_ARMP_IPG_CLK_EN BIT(27) #define IMX6Q_GPR12_ARMP_AHB_CLK_EN BIT(26) #define IMX6Q_GPR12_ARMP_ATB_CLK_EN BIT(25) #define IMX6Q_GPR12_ARMP_APB_CLK_EN BIT(24) #define IMX6Q_GPR12_DEVICE_TYPE (0xf << 12) #define IMX6Q_GPR12_PCIE_CTL_2 BIT(10) #define IMX6Q_GPR12_LOS_LEVEL (0x1f << 4) #define IMX6Q_GPR13_SDMA_STOP_REQ BIT(30) #define IMX6Q_GPR13_CAN2_STOP_REQ BIT(29) #define IMX6Q_GPR13_CAN1_STOP_REQ BIT(28) #define IMX6Q_GPR13_ENET_STOP_REQ BIT(27) #define IMX6Q_GPR13_SATA_RX_EQ_VAL_MASK (0x7 << 24) #define IMX6Q_GPR13_SATA_RX_EQ_VAL_0_5_DB (0x0 << 24) #define IMX6Q_GPR13_SATA_RX_EQ_VAL_1_0_DB (0x1 << 24) #define IMX6Q_GPR13_SATA_RX_EQ_VAL_1_5_DB (0x2 << 24) #define IMX6Q_GPR13_SATA_RX_EQ_VAL_2_0_DB (0x3 << 24) #define IMX6Q_GPR13_SATA_RX_EQ_VAL_2_5_DB (0x4 << 24) #define IMX6Q_GPR13_SATA_RX_EQ_VAL_3_0_DB (0x5 << 24) #define IMX6Q_GPR13_SATA_RX_EQ_VAL_3_5_DB (0x6 << 24) #define IMX6Q_GPR13_SATA_RX_EQ_VAL_4_0_DB (0x7 << 24) #define IMX6Q_GPR13_SATA_RX_LOS_LVL_MASK (0x1f << 19) #define IMX6Q_GPR13_SATA_RX_LOS_LVL_SATA1I (0x10 << 19) #define IMX6Q_GPR13_SATA_RX_LOS_LVL_SATA1M (0x10 << 19) #define IMX6Q_GPR13_SATA_RX_LOS_LVL_SATA1X (0x1a << 19) #define IMX6Q_GPR13_SATA_RX_LOS_LVL_SATA2I (0x12 << 19) #define IMX6Q_GPR13_SATA_RX_LOS_LVL_SATA2M (0x12 << 19) #define IMX6Q_GPR13_SATA_RX_LOS_LVL_SATA2X (0x1a << 19) #define IMX6Q_GPR13_SATA_RX_DPLL_MODE_MASK (0x7 << 16) #define IMX6Q_GPR13_SATA_RX_DPLL_MODE_1P_1F (0x0 << 16) #define IMX6Q_GPR13_SATA_RX_DPLL_MODE_2P_2F (0x1 << 16) #define IMX6Q_GPR13_SATA_RX_DPLL_MODE_1P_4F (0x2 << 16) #define IMX6Q_GPR13_SATA_RX_DPLL_MODE_2P_4F (0x3 << 16) #define IMX6Q_GPR13_SATA_SPD_MODE_MASK BIT(15) #define IMX6Q_GPR13_SATA_SPD_MODE_1P5G 0x0 #define IMX6Q_GPR13_SATA_SPD_MODE_3P0G BIT(15) #define IMX6Q_GPR13_SATA_MPLL_SS_EN BIT(14) #define IMX6Q_GPR13_SATA_TX_ATTEN_MASK (0x7 << 11) #define IMX6Q_GPR13_SATA_TX_ATTEN_16_16 (0x0 << 11) #define IMX6Q_GPR13_SATA_TX_ATTEN_14_16 (0x1 << 11) #define IMX6Q_GPR13_SATA_TX_ATTEN_12_16 (0x2 << 11) #define IMX6Q_GPR13_SATA_TX_ATTEN_10_16 (0x3 << 11) #define IMX6Q_GPR13_SATA_TX_ATTEN_9_16 (0x4 << 11) #define IMX6Q_GPR13_SATA_TX_ATTEN_8_16 (0x5 << 11) #define IMX6Q_GPR13_SATA_TX_BOOST_MASK (0xf << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_0_00_DB (0x0 << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_0_37_DB (0x1 << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_0_74_DB (0x2 << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_1_11_DB (0x3 << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_1_48_DB (0x4 << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_1_85_DB (0x5 << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_2_22_DB (0x6 << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_2_59_DB (0x7 << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_2_96_DB (0x8 << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_3_33_DB (0x9 << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_3_70_DB (0xa << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_4_07_DB (0xb << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_4_44_DB (0xc << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_4_81_DB (0xd << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_5_28_DB (0xe << 7) #define IMX6Q_GPR13_SATA_TX_BOOST_5_75_DB (0xf << 7) #define IMX6Q_GPR13_SATA_TX_LVL_MASK (0x1f << 2) #define IMX6Q_GPR13_SATA_TX_LVL_0_937_V (0x00 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_0_947_V (0x01 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_0_957_V (0x02 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_0_966_V (0x03 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_0_976_V (0x04 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_0_986_V (0x05 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_0_996_V (0x06 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_005_V (0x07 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_015_V (0x08 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_025_V (0x09 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_035_V (0x0a << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_045_V (0x0b << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_054_V (0x0c << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_064_V (0x0d << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_074_V (0x0e << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_084_V (0x0f << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_094_V (0x10 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_104_V (0x11 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_113_V (0x12 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_123_V (0x13 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_133_V (0x14 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_143_V (0x15 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_152_V (0x16 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_162_V (0x17 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_172_V (0x18 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_182_V (0x19 << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_191_V (0x1a << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_201_V (0x1b << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_211_V (0x1c << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_221_V (0x1d << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_230_V (0x1e << 2) #define IMX6Q_GPR13_SATA_TX_LVL_1_240_V (0x1f << 2) #define IMX6Q_GPR13_SATA_MPLL_CLK_EN BIT(1) #define IMX6Q_GPR13_SATA_TX_EDGE_RATE BIT(0) /* For imx6sl iomux gpr register field define */ #define IMX6SL_GPR1_FEC_CLOCK_MUX1_SEL_MASK (0x3 << 17) #define IMX6SL_GPR1_FEC_CLOCK_MUX2_SEL_MASK (0x1 << 14) /* For imx6sx iomux gpr register field define */ #define IMX6SX_GPR1_VDEC_SW_RST_MASK (0x1 << 20) #define IMX6SX_GPR1_VDEC_SW_RST_RESET (0x1 << 20) #define IMX6SX_GPR1_VDEC_SW_RST_RELEASE (0x0 << 20) #define IMX6SX_GPR1_VADC_SW_RST_MASK (0x1 << 19) #define IMX6SX_GPR1_VADC_SW_RST_RESET (0x1 << 19) #define IMX6SX_GPR1_VADC_SW_RST_RELEASE (0x0 << 19) #define IMX6SX_GPR1_FEC_CLOCK_MUX_SEL_MASK (0x3 << 13) #define IMX6SX_GPR1_FEC_CLOCK_PAD_DIR_MASK (0x3 << 17) #define IMX6SX_GPR1_FEC_CLOCK_MUX_SEL_EXT (0x3 << 13) #define IMX6SX_GPR2_MQS_OVERSAMPLE_MASK (0x1 << 26) #define IMX6SX_GPR2_MQS_OVERSAMPLE_SHIFT (26) #define IMX6SX_GPR2_MQS_EN_MASK (0x1 << 25) #define IMX6SX_GPR2_MQS_EN_SHIFT (25) #define IMX6SX_GPR2_MQS_SW_RST_MASK (0x1 << 24) #define IMX6SX_GPR2_MQS_SW_RST_SHIFT (24) #define IMX6SX_GPR2_MQS_CLK_DIV_MASK (0xFF << 16) #define IMX6SX_GPR2_MQS_CLK_DIV_SHIFT (16) #define IMX6SX_GPR4_FEC_ENET1_STOP_REQ (0x1 << 3) #define IMX6SX_GPR4_FEC_ENET2_STOP_REQ (0x1 << 4) #define IMX6SX_GPR5_DISP_MUX_LDB_CTRL_MASK (0x1 << 3) #define IMX6SX_GPR5_DISP_MUX_LDB_CTRL_LCDIF1 (0x0 << 3) #define IMX6SX_GPR5_DISP_MUX_LDB_CTRL_LCDIF2 (0x1 << 3) #define IMX6SX_GPR5_CSI2_MUX_CTRL_MASK (0x3 << 27) #define IMX6SX_GPR5_CSI2_MUX_CTRL_EXT_PIN (0x0 << 27) #define IMX6SX_GPR5_CSI2_MUX_CTRL_CVD (0x1 << 27) #define IMX6SX_GPR5_CSI2_MUX_CTRL_VDAC_TO_CSI (0x2 << 27) #define IMX6SX_GPR5_CSI2_MUX_CTRL_GND (0x3 << 27) #define IMX6SX_GPR5_VADC_TO_CSI_CAPTURE_EN_MASK (0x1 << 26) #define IMX6SX_GPR5_VADC_TO_CSI_CAPTURE_EN_ENABLE (0x1 << 26) #define IMX6SX_GPR5_VADC_TO_CSI_CAPTURE_EN_DISABLE (0x0 << 26) #define IMX6SX_GPR5_PCIE_BTNRST_RESET BIT(19) #define IMX6SX_GPR5_CSI1_MUX_CTRL_MASK (0x3 << 4) #define IMX6SX_GPR5_CSI1_MUX_CTRL_EXT_PIN (0x0 << 4) #define IMX6SX_GPR5_CSI1_MUX_CTRL_CVD (0x1 << 4) #define IMX6SX_GPR5_CSI1_MUX_CTRL_VDAC_TO_CSI (0x2 << 4) #define IMX6SX_GPR5_CSI1_MUX_CTRL_GND (0x3 << 4) #define IMX6SX_GPR5_DISP_MUX_DCIC2_LCDIF2 (0x0 << 2) #define IMX6SX_GPR5_DISP_MUX_DCIC2_LVDS (0x1 << 2) #define IMX6SX_GPR5_DISP_MUX_DCIC2_MASK (0x1 << 2) #define IMX6SX_GPR5_DISP_MUX_DCIC1_LCDIF1 (0x0 << 1) #define IMX6SX_GPR5_DISP_MUX_DCIC1_LVDS (0x1 << 1) #define IMX6SX_GPR5_DISP_MUX_DCIC1_MASK (0x1 << 1) #define IMX6SX_GPR12_PCIE_TEST_POWERDOWN BIT(30) #define IMX6SX_GPR12_PCIE_PM_TURN_OFF BIT(16) #define IMX6SX_GPR12_PCIE_RX_EQ_MASK (0x7 << 0) #define IMX6SX_GPR12_PCIE_RX_EQ_2 (0x2 << 0) /* For imx6ul iomux gpr register field define */ #define IMX6UL_GPR1_ENET1_CLK_DIR (0x1 << 17) #define IMX6UL_GPR1_ENET2_CLK_DIR (0x1 << 18) #define IMX6UL_GPR1_ENET1_CLK_OUTPUT (0x1 << 17) #define IMX6UL_GPR1_ENET2_CLK_OUTPUT (0x1 << 18) #define IMX6UL_GPR1_ENET_CLK_DIR (0x3 << 17) #define IMX6UL_GPR1_ENET_CLK_OUTPUT (0x3 << 17) #define IMX6UL_GPR1_SAI1_MCLK_DIR (0x1 << 19) #define IMX6UL_GPR1_SAI2_MCLK_DIR (0x1 << 20) #define IMX6UL_GPR1_SAI3_MCLK_DIR (0x1 << 21) #define IMX6UL_GPR1_SAI_MCLK_MASK (0x7 << 19) #define MCLK_DIR(x) (x == 1 ? IMX6UL_GPR1_SAI1_MCLK_DIR : x == 2 ? \ IMX6UL_GPR1_SAI2_MCLK_DIR : IMX6UL_GPR1_SAI3_MCLK_DIR) /* For imx6sll iomux gpr register field define */ #define IMX6SLL_GPR5_AFCG_X_BYPASS_MASK (0x1f << 11) #endif /* __LINUX_IMX6Q_IOMUXC_GPR_H */