1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 3822 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 3838 3839 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078 4079 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 4094 4095 4096 4097 4098 4099 4100 4101 4102 4103 4104 4105 4106 4107 4108 4109 4110 4111 4112 4113 4114 4115 4116 4117 4118 4119 4120 4121 4122 4123 4124 4125 4126 4127 4128 4129 4130 4131 4132 4133 4134 4135 4136 4137 4138 4139 4140 4141 4142 4143 4144 4145 4146 4147 4148 4149 4150 4151 4152 4153 4154 4155 4156 4157 4158 4159 4160 4161 4162 4163 4164 4165 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4178 4179 4180 4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191 4192 4193 4194 4195 4196 4197 4198 4199 4200 4201 4202 4203 4204 4205 4206 4207 4208 4209 4210 4211 4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260 4261 4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280 4281 4282 4283 4284 4285 4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305 4306 4307 4308 4309 4310 4311 4312 4313 4314 4315 4316 4317 4318 4319 4320 4321 4322 4323 4324 4325 4326 4327 4328 4329 4330 4331 4332 4333 4334 4335 4336 4337 4338 4339 4340 4341 4342 4343 4344 4345 4346 4347 4348 4349 4350 4351 4352 4353 4354 4355 4356 4357 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392 4393 4394 4395 4396 4397 4398 4399 4400 4401 4402 4403 4404 4405 4406 4407 4408 4409 4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420 4421 4422 4423 4424 4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436 4437 4438 4439 4440 4441 4442 4443 4444 4445 4446 4447 4448 4449 4450 4451 4452 4453 4454 4455 4456 4457 4458 4459 4460 4461 4462 4463 4464 4465 4466 4467 4468 4469 4470 4471 4472 4473 4474 4475 4476 4477 4478 4479 4480 4481 4482 4483 4484 4485 4486 4487 4488 4489 4490 4491 4492 4493 4494 4495 4496 4497 4498 4499 4500 4501 4502 4503 4504 4505 4506 4507 4508 4509 4510 4511 4512 4513 4514 4515 4516 4517 4518 4519 4520 4521 4522 4523 4524 4525 4526 4527 4528 4529 4530 4531 4532 4533 4534 4535 4536 4537 4538 4539 4540 4541 4542 4543 4544 4545 4546 4547 4548 4549 4550 4551 4552 4553 4554 4555 4556 4557 4558 4559 4560 4561 4562 4563 4564 4565 4566 4567 4568 4569 4570 4571 4572 4573 4574 4575 4576 4577 4578 4579 4580 4581 4582 4583 4584 4585 4586 4587 4588 4589 4590 4591 4592 4593 4594 4595 4596 4597 4598 4599 4600 4601 4602 4603 4604 4605 4606 4607 4608 4609 4610 4611 4612 4613 4614 4615 4616 4617 4618 4619 4620 4621 4622 4623 4624 4625 4626 4627 4628 4629 4630 4631 4632 4633 4634 4635 4636 4637 4638 4639 4640 4641 4642 4643 4644 4645 4646 4647 4648 4649 4650 4651 4652 4653 4654 4655 4656 4657 4658 4659 4660 4661 4662 4663 4664 4665 4666 4667 4668 4669 4670 4671 4672 4673 4674 4675 4676 4677 4678 4679 4680 4681 4682 4683 4684 4685 4686 4687 4688 4689 4690 4691 4692 4693 4694 4695 4696 4697 4698 4699 4700 4701 4702 4703 4704 4705 4706 4707 4708 4709 4710 4711 4712 4713 4714 4715 4716 4717 4718 4719 4720 4721 4722 4723 4724 4725 4726 4727 4728 4729 4730 4731 4732 4733 4734 4735 4736 4737 4738 4739 4740 4741 4742 4743 4744 4745 4746 4747 4748 4749 4750 4751 4752 4753 4754 4755 4756 4757 4758 4759 4760 4761 4762 4763 4764 4765 4766 4767 4768 4769 4770 4771 4772 4773 4774 4775 4776 4777 4778 4779 4780 4781 4782 4783 4784 4785 4786 4787 4788 4789 4790 4791 4792 4793 4794 4795 4796 4797 4798 4799 4800 4801 4802 4803 4804 4805 4806 4807 4808 4809 4810 4811 4812 4813 4814 4815 4816 4817 4818 4819 4820 4821 4822 4823 4824 4825 4826 4827 4828 4829 4830 4831 4832 4833 4834 4835 4836 4837 4838 4839 4840 4841 4842 4843 4844 4845 4846 4847 4848 4849 4850 4851 4852 4853 4854 4855 4856 4857 4858 4859 4860 4861 4862 4863 4864 4865 4866 4867 4868 4869 4870 4871 4872 4873 4874 4875 4876 4877 4878 4879 4880 4881 4882 4883 4884 4885 4886 4887 4888 4889 4890 4891 4892 4893 4894 4895 4896 4897 4898 4899 4900 4901 4902 4903 4904 4905 4906 4907 4908 4909 4910 4911 4912 4913 4914 4915 4916 4917 4918 4919 4920 4921 4922 4923 4924 4925 4926 4927 4928 4929 4930 4931 4932 4933 4934 4935 4936 4937 4938 4939 4940 4941 4942 4943 4944 4945 4946 4947 4948 4949 4950 4951 4952 4953 4954 4955 4956 4957 4958 4959 4960 4961 4962 4963 4964 4965 4966 4967 4968 4969 4970 4971 4972 4973 4974 4975 4976 4977 4978 4979 4980 4981 4982 4983 4984 4985 4986 4987 4988 4989 4990 4991 4992 4993 4994 4995 4996 4997 4998 4999 5000 5001 5002 5003 5004 5005 5006 5007 5008 5009 5010 5011 5012 5013 5014 5015 5016 5017 5018 5019 5020 5021 5022 5023 5024 5025 5026 5027 5028 5029 5030 5031 5032 5033 5034 5035 5036 5037 5038 5039 5040 5041 5042 5043 5044 5045 5046 5047 5048 5049 5050 5051 5052 5053 5054 5055 5056 5057 5058 5059 5060 5061 5062 5063 5064 5065 5066 5067 5068 5069 5070 5071 5072 5073 5074 5075 5076 5077 5078 5079 5080 5081 5082 5083 5084 5085 5086 5087 5088 5089 5090 5091 5092 5093 5094 5095 5096 5097 5098 5099 5100 5101 5102 5103 5104 5105 5106 5107 5108 5109 5110 5111 5112 5113 5114 5115 5116 5117 5118 5119 5120 5121 5122 5123 5124 5125 5126 5127 5128 5129 5130 5131 5132 5133 5134 5135 5136 5137 5138 5139 5140 5141 5142 5143 5144 5145 5146 5147 5148 5149 5150 5151 5152 5153 5154 5155 5156 5157 5158 5159 5160 5161 5162 5163 5164 5165 5166 5167 5168 5169 5170 5171 5172 5173 5174 5175 5176 5177 5178 5179 5180 5181 5182 5183 5184 5185 5186 5187 5188 5189 5190 5191 5192 5193 5194 5195 5196 5197 5198 5199 5200 5201 5202 5203 5204 5205 5206 5207 5208 5209 5210 5211 5212 5213 5214 5215 5216 5217 5218 5219 5220 5221 5222 5223 5224 5225 5226 5227 5228 5229 5230 5231 5232 5233 5234 5235 5236 5237 5238 5239 5240 5241 5242 5243 5244 5245 5246 5247 5248 5249 5250 5251 5252 5253 5254 5255 5256 5257 5258 5259 5260 5261 5262 5263 5264 5265 5266 5267 5268 5269 5270 5271 5272 5273 5274 5275 5276 5277 5278 5279 5280 5281 5282 5283 5284 5285 5286 5287 5288 5289 5290 5291 5292 5293 5294 5295 5296 5297 5298 5299 5300 5301 5302 5303 5304 5305 5306 5307 5308 5309 5310 5311 | /* SPDX-License-Identifier: GPL-2.0-only */ /* * wm5100.h -- WM5100 ALSA SoC Audio driver * * Copyright 2011 Wolfson Microelectronics plc * * Author: Mark Brown <broonie@opensource.wolfsonmicro.com> */ #ifndef WM5100_ASOC_H #define WM5100_ASOC_H #include <sound/soc.h> #include <linux/regmap.h> int wm5100_detect(struct snd_soc_component *component, struct snd_soc_jack *jack); #define WM5100_CLK_AIF1 1 #define WM5100_CLK_AIF2 2 #define WM5100_CLK_AIF3 3 #define WM5100_CLK_SYSCLK 4 #define WM5100_CLK_ASYNCCLK 5 #define WM5100_CLK_32KHZ 6 #define WM5100_CLK_OPCLK 7 #define WM5100_CLKSRC_MCLK1 0 #define WM5100_CLKSRC_MCLK2 1 #define WM5100_CLKSRC_SYSCLK 2 #define WM5100_CLKSRC_FLL1 4 #define WM5100_CLKSRC_FLL2 5 #define WM5100_CLKSRC_AIF1BCLK 8 #define WM5100_CLKSRC_AIF2BCLK 9 #define WM5100_CLKSRC_AIF3BCLK 10 #define WM5100_CLKSRC_ASYNCCLK 0x100 #define WM5100_FLL1 1 #define WM5100_FLL2 2 #define WM5100_FLL_SRC_MCLK1 0x0 #define WM5100_FLL_SRC_MCLK2 0x1 #define WM5100_FLL_SRC_FLL1 0x4 #define WM5100_FLL_SRC_FLL2 0x5 #define WM5100_FLL_SRC_AIF1BCLK 0x8 #define WM5100_FLL_SRC_AIF2BCLK 0x9 #define WM5100_FLL_SRC_AIF3BCLK 0xa /* * Register values. */ #define WM5100_SOFTWARE_RESET 0x00 #define WM5100_DEVICE_REVISION 0x01 #define WM5100_CTRL_IF_1 0x10 #define WM5100_TONE_GENERATOR_1 0x20 #define WM5100_PWM_DRIVE_1 0x30 #define WM5100_PWM_DRIVE_2 0x31 #define WM5100_PWM_DRIVE_3 0x32 #define WM5100_CLOCKING_1 0x100 #define WM5100_CLOCKING_3 0x101 #define WM5100_CLOCKING_4 0x102 #define WM5100_CLOCKING_5 0x103 #define WM5100_CLOCKING_6 0x104 #define WM5100_CLOCKING_7 0x107 #define WM5100_CLOCKING_8 0x108 #define WM5100_ASRC_ENABLE 0x120 #define WM5100_ASRC_STATUS 0x121 #define WM5100_ASRC_RATE1 0x122 #define WM5100_ISRC_1_CTRL_1 0x141 #define WM5100_ISRC_1_CTRL_2 0x142 #define WM5100_ISRC_2_CTRL1 0x143 #define WM5100_ISRC_2_CTRL_2 0x144 #define WM5100_FLL1_CONTROL_1 0x182 #define WM5100_FLL1_CONTROL_2 0x183 #define WM5100_FLL1_CONTROL_3 0x184 #define WM5100_FLL1_CONTROL_5 0x186 #define WM5100_FLL1_CONTROL_6 0x187 #define WM5100_FLL1_EFS_1 0x188 #define WM5100_FLL2_CONTROL_1 0x1A2 #define WM5100_FLL2_CONTROL_2 0x1A3 #define WM5100_FLL2_CONTROL_3 0x1A4 #define WM5100_FLL2_CONTROL_5 0x1A6 #define WM5100_FLL2_CONTROL_6 0x1A7 #define WM5100_FLL2_EFS_1 0x1A8 #define WM5100_MIC_CHARGE_PUMP_1 0x200 #define WM5100_MIC_CHARGE_PUMP_2 0x201 #define WM5100_HP_CHARGE_PUMP_1 0x202 #define WM5100_LDO1_CONTROL 0x211 #define WM5100_MIC_BIAS_CTRL_1 0x215 #define WM5100_MIC_BIAS_CTRL_2 0x216 #define WM5100_MIC_BIAS_CTRL_3 0x217 #define WM5100_ACCESSORY_DETECT_MODE_1 0x280 #define WM5100_HEADPHONE_DETECT_1 0x288 #define WM5100_HEADPHONE_DETECT_2 0x289 #define WM5100_MIC_DETECT_1 0x290 #define WM5100_MIC_DETECT_2 0x291 #define WM5100_MIC_DETECT_3 0x292 #define WM5100_MISC_CONTROL 0x2BB #define WM5100_INPUT_ENABLES 0x301 #define WM5100_INPUT_ENABLES_STATUS 0x302 #define WM5100_IN1L_CONTROL 0x310 #define WM5100_IN1R_CONTROL 0x311 #define WM5100_IN2L_CONTROL 0x312 #define WM5100_IN2R_CONTROL 0x313 #define WM5100_IN3L_CONTROL 0x314 #define WM5100_IN3R_CONTROL 0x315 #define WM5100_IN4L_CONTROL 0x316 #define WM5100_IN4R_CONTROL 0x317 #define WM5100_RXANC_SRC 0x318 #define WM5100_INPUT_VOLUME_RAMP 0x319 #define WM5100_ADC_DIGITAL_VOLUME_1L 0x320 #define WM5100_ADC_DIGITAL_VOLUME_1R 0x321 #define WM5100_ADC_DIGITAL_VOLUME_2L 0x322 #define WM5100_ADC_DIGITAL_VOLUME_2R 0x323 #define WM5100_ADC_DIGITAL_VOLUME_3L 0x324 #define WM5100_ADC_DIGITAL_VOLUME_3R 0x325 #define WM5100_ADC_DIGITAL_VOLUME_4L 0x326 #define WM5100_ADC_DIGITAL_VOLUME_4R 0x327 #define WM5100_OUTPUT_ENABLES_2 0x401 #define WM5100_OUTPUT_STATUS_1 0x402 #define WM5100_OUTPUT_STATUS_2 0x403 #define WM5100_CHANNEL_ENABLES_1 0x408 #define WM5100_OUT_VOLUME_1L 0x410 #define WM5100_OUT_VOLUME_1R 0x411 #define WM5100_DAC_VOLUME_LIMIT_1L 0x412 #define WM5100_DAC_VOLUME_LIMIT_1R 0x413 #define WM5100_OUT_VOLUME_2L 0x414 #define WM5100_OUT_VOLUME_2R 0x415 #define WM5100_DAC_VOLUME_LIMIT_2L 0x416 #define WM5100_DAC_VOLUME_LIMIT_2R 0x417 #define WM5100_OUT_VOLUME_3L 0x418 #define WM5100_OUT_VOLUME_3R 0x419 #define WM5100_DAC_VOLUME_LIMIT_3L 0x41A #define WM5100_DAC_VOLUME_LIMIT_3R 0x41B #define WM5100_OUT_VOLUME_4L 0x41C #define WM5100_OUT_VOLUME_4R 0x41D #define WM5100_DAC_VOLUME_LIMIT_5L 0x41E #define WM5100_DAC_VOLUME_LIMIT_5R 0x41F #define WM5100_DAC_VOLUME_LIMIT_6L 0x420 #define WM5100_DAC_VOLUME_LIMIT_6R 0x421 #define WM5100_DAC_AEC_CONTROL_1 0x440 #define WM5100_OUTPUT_VOLUME_RAMP 0x441 #define WM5100_DAC_DIGITAL_VOLUME_1L 0x480 #define WM5100_DAC_DIGITAL_VOLUME_1R 0x481 #define WM5100_DAC_DIGITAL_VOLUME_2L 0x482 #define WM5100_DAC_DIGITAL_VOLUME_2R 0x483 #define WM5100_DAC_DIGITAL_VOLUME_3L 0x484 #define WM5100_DAC_DIGITAL_VOLUME_3R 0x485 #define WM5100_DAC_DIGITAL_VOLUME_4L 0x486 #define WM5100_DAC_DIGITAL_VOLUME_4R 0x487 #define WM5100_DAC_DIGITAL_VOLUME_5L 0x488 #define WM5100_DAC_DIGITAL_VOLUME_5R 0x489 #define WM5100_DAC_DIGITAL_VOLUME_6L 0x48A #define WM5100_DAC_DIGITAL_VOLUME_6R 0x48B #define WM5100_PDM_SPK1_CTRL_1 0x4C0 #define WM5100_PDM_SPK1_CTRL_2 0x4C1 #define WM5100_PDM_SPK2_CTRL_1 0x4C2 #define WM5100_PDM_SPK2_CTRL_2 0x4C3 #define WM5100_AUDIO_IF_1_1 0x500 #define WM5100_AUDIO_IF_1_2 0x501 #define WM5100_AUDIO_IF_1_3 0x502 #define WM5100_AUDIO_IF_1_4 0x503 #define WM5100_AUDIO_IF_1_5 0x504 #define WM5100_AUDIO_IF_1_6 0x505 #define WM5100_AUDIO_IF_1_7 0x506 #define WM5100_AUDIO_IF_1_8 0x507 #define WM5100_AUDIO_IF_1_9 0x508 #define WM5100_AUDIO_IF_1_10 0x509 #define WM5100_AUDIO_IF_1_11 0x50A #define WM5100_AUDIO_IF_1_12 0x50B #define WM5100_AUDIO_IF_1_13 0x50C #define WM5100_AUDIO_IF_1_14 0x50D #define WM5100_AUDIO_IF_1_15 0x50E #define WM5100_AUDIO_IF_1_16 0x50F #define WM5100_AUDIO_IF_1_17 0x510 #define WM5100_AUDIO_IF_1_18 0x511 #define WM5100_AUDIO_IF_1_19 0x512 #define WM5100_AUDIO_IF_1_20 0x513 #define WM5100_AUDIO_IF_1_21 0x514 #define WM5100_AUDIO_IF_1_22 0x515 #define WM5100_AUDIO_IF_1_23 0x516 #define WM5100_AUDIO_IF_1_24 0x517 #define WM5100_AUDIO_IF_1_25 0x518 #define WM5100_AUDIO_IF_1_26 0x519 #define WM5100_AUDIO_IF_1_27 0x51A #define WM5100_AUDIO_IF_2_1 0x540 #define WM5100_AUDIO_IF_2_2 0x541 #define WM5100_AUDIO_IF_2_3 0x542 #define WM5100_AUDIO_IF_2_4 0x543 #define WM5100_AUDIO_IF_2_5 0x544 #define WM5100_AUDIO_IF_2_6 0x545 #define WM5100_AUDIO_IF_2_7 0x546 #define WM5100_AUDIO_IF_2_8 0x547 #define WM5100_AUDIO_IF_2_9 0x548 #define WM5100_AUDIO_IF_2_10 0x549 #define WM5100_AUDIO_IF_2_11 0x54A #define WM5100_AUDIO_IF_2_18 0x551 #define WM5100_AUDIO_IF_2_19 0x552 #define WM5100_AUDIO_IF_2_26 0x559 #define WM5100_AUDIO_IF_2_27 0x55A #define WM5100_AUDIO_IF_3_1 0x580 #define WM5100_AUDIO_IF_3_2 0x581 #define WM5100_AUDIO_IF_3_3 0x582 #define WM5100_AUDIO_IF_3_4 0x583 #define WM5100_AUDIO_IF_3_5 0x584 #define WM5100_AUDIO_IF_3_6 0x585 #define WM5100_AUDIO_IF_3_7 0x586 #define WM5100_AUDIO_IF_3_8 0x587 #define WM5100_AUDIO_IF_3_9 0x588 #define WM5100_AUDIO_IF_3_10 0x589 #define WM5100_AUDIO_IF_3_11 0x58A #define WM5100_AUDIO_IF_3_18 0x591 #define WM5100_AUDIO_IF_3_19 0x592 #define WM5100_AUDIO_IF_3_26 0x599 #define WM5100_AUDIO_IF_3_27 0x59A #define WM5100_PWM1MIX_INPUT_1_SOURCE 0x640 #define WM5100_PWM1MIX_INPUT_1_VOLUME 0x641 #define WM5100_PWM1MIX_INPUT_2_SOURCE 0x642 #define WM5100_PWM1MIX_INPUT_2_VOLUME 0x643 #define WM5100_PWM1MIX_INPUT_3_SOURCE 0x644 #define WM5100_PWM1MIX_INPUT_3_VOLUME 0x645 #define WM5100_PWM1MIX_INPUT_4_SOURCE 0x646 #define WM5100_PWM1MIX_INPUT_4_VOLUME 0x647 #define WM5100_PWM2MIX_INPUT_1_SOURCE 0x648 #define WM5100_PWM2MIX_INPUT_1_VOLUME 0x649 #define WM5100_PWM2MIX_INPUT_2_SOURCE 0x64A #define WM5100_PWM2MIX_INPUT_2_VOLUME 0x64B #define WM5100_PWM2MIX_INPUT_3_SOURCE 0x64C #define WM5100_PWM2MIX_INPUT_3_VOLUME 0x64D #define WM5100_PWM2MIX_INPUT_4_SOURCE 0x64E #define WM5100_PWM2MIX_INPUT_4_VOLUME 0x64F #define WM5100_OUT1LMIX_INPUT_1_SOURCE 0x680 #define WM5100_OUT1LMIX_INPUT_1_VOLUME 0x681 #define WM5100_OUT1LMIX_INPUT_2_SOURCE 0x682 #define WM5100_OUT1LMIX_INPUT_2_VOLUME 0x683 #define WM5100_OUT1LMIX_INPUT_3_SOURCE 0x684 #define WM5100_OUT1LMIX_INPUT_3_VOLUME 0x685 #define WM5100_OUT1LMIX_INPUT_4_SOURCE 0x686 #define WM5100_OUT1LMIX_INPUT_4_VOLUME 0x687 #define WM5100_OUT1RMIX_INPUT_1_SOURCE 0x688 #define WM5100_OUT1RMIX_INPUT_1_VOLUME 0x689 #define WM5100_OUT1RMIX_INPUT_2_SOURCE 0x68A #define WM5100_OUT1RMIX_INPUT_2_VOLUME 0x68B #define WM5100_OUT1RMIX_INPUT_3_SOURCE 0x68C #define WM5100_OUT1RMIX_INPUT_3_VOLUME 0x68D #define WM5100_OUT1RMIX_INPUT_4_SOURCE 0x68E #define WM5100_OUT1RMIX_INPUT_4_VOLUME 0x68F #define WM5100_OUT2LMIX_INPUT_1_SOURCE 0x690 #define WM5100_OUT2LMIX_INPUT_1_VOLUME 0x691 #define WM5100_OUT2LMIX_INPUT_2_SOURCE 0x692 #define WM5100_OUT2LMIX_INPUT_2_VOLUME 0x693 #define WM5100_OUT2LMIX_INPUT_3_SOURCE 0x694 #define WM5100_OUT2LMIX_INPUT_3_VOLUME 0x695 #define WM5100_OUT2LMIX_INPUT_4_SOURCE 0x696 #define WM5100_OUT2LMIX_INPUT_4_VOLUME 0x697 #define WM5100_OUT2RMIX_INPUT_1_SOURCE 0x698 #define WM5100_OUT2RMIX_INPUT_1_VOLUME 0x699 #define WM5100_OUT2RMIX_INPUT_2_SOURCE 0x69A #define WM5100_OUT2RMIX_INPUT_2_VOLUME 0x69B #define WM5100_OUT2RMIX_INPUT_3_SOURCE 0x69C #define WM5100_OUT2RMIX_INPUT_3_VOLUME 0x69D #define WM5100_OUT2RMIX_INPUT_4_SOURCE 0x69E #define WM5100_OUT2RMIX_INPUT_4_VOLUME 0x69F #define WM5100_OUT3LMIX_INPUT_1_SOURCE 0x6A0 #define WM5100_OUT3LMIX_INPUT_1_VOLUME 0x6A1 #define WM5100_OUT3LMIX_INPUT_2_SOURCE 0x6A2 #define WM5100_OUT3LMIX_INPUT_2_VOLUME 0x6A3 #define WM5100_OUT3LMIX_INPUT_3_SOURCE 0x6A4 #define WM5100_OUT3LMIX_INPUT_3_VOLUME 0x6A5 #define WM5100_OUT3LMIX_INPUT_4_SOURCE 0x6A6 #define WM5100_OUT3LMIX_INPUT_4_VOLUME 0x6A7 #define WM5100_OUT3RMIX_INPUT_1_SOURCE 0x6A8 #define WM5100_OUT3RMIX_INPUT_1_VOLUME 0x6A9 #define WM5100_OUT3RMIX_INPUT_2_SOURCE 0x6AA #define WM5100_OUT3RMIX_INPUT_2_VOLUME 0x6AB #define WM5100_OUT3RMIX_INPUT_3_SOURCE 0x6AC #define WM5100_OUT3RMIX_INPUT_3_VOLUME 0x6AD #define WM5100_OUT3RMIX_INPUT_4_SOURCE 0x6AE #define WM5100_OUT3RMIX_INPUT_4_VOLUME 0x6AF #define WM5100_OUT4LMIX_INPUT_1_SOURCE 0x6B0 #define WM5100_OUT4LMIX_INPUT_1_VOLUME 0x6B1 #define WM5100_OUT4LMIX_INPUT_2_SOURCE 0x6B2 #define WM5100_OUT4LMIX_INPUT_2_VOLUME 0x6B3 #define WM5100_OUT4LMIX_INPUT_3_SOURCE 0x6B4 #define WM5100_OUT4LMIX_INPUT_3_VOLUME 0x6B5 #define WM5100_OUT4LMIX_INPUT_4_SOURCE 0x6B6 #define WM5100_OUT4LMIX_INPUT_4_VOLUME 0x6B7 #define WM5100_OUT4RMIX_INPUT_1_SOURCE 0x6B8 #define WM5100_OUT4RMIX_INPUT_1_VOLUME 0x6B9 #define WM5100_OUT4RMIX_INPUT_2_SOURCE 0x6BA #define WM5100_OUT4RMIX_INPUT_2_VOLUME 0x6BB #define WM5100_OUT4RMIX_INPUT_3_SOURCE 0x6BC #define WM5100_OUT4RMIX_INPUT_3_VOLUME 0x6BD #define WM5100_OUT4RMIX_INPUT_4_SOURCE 0x6BE #define WM5100_OUT4RMIX_INPUT_4_VOLUME 0x6BF #define WM5100_OUT5LMIX_INPUT_1_SOURCE 0x6C0 #define WM5100_OUT5LMIX_INPUT_1_VOLUME 0x6C1 #define WM5100_OUT5LMIX_INPUT_2_SOURCE 0x6C2 #define WM5100_OUT5LMIX_INPUT_2_VOLUME 0x6C3 #define WM5100_OUT5LMIX_INPUT_3_SOURCE 0x6C4 #define WM5100_OUT5LMIX_INPUT_3_VOLUME 0x6C5 #define WM5100_OUT5LMIX_INPUT_4_SOURCE 0x6C6 #define WM5100_OUT5LMIX_INPUT_4_VOLUME 0x6C7 #define WM5100_OUT5RMIX_INPUT_1_SOURCE 0x6C8 #define WM5100_OUT5RMIX_INPUT_1_VOLUME 0x6C9 #define WM5100_OUT5RMIX_INPUT_2_SOURCE 0x6CA #define WM5100_OUT5RMIX_INPUT_2_VOLUME 0x6CB #define WM5100_OUT5RMIX_INPUT_3_SOURCE 0x6CC #define WM5100_OUT5RMIX_INPUT_3_VOLUME 0x6CD #define WM5100_OUT5RMIX_INPUT_4_SOURCE 0x6CE #define WM5100_OUT5RMIX_INPUT_4_VOLUME 0x6CF #define WM5100_OUT6LMIX_INPUT_1_SOURCE 0x6D0 #define WM5100_OUT6LMIX_INPUT_1_VOLUME 0x6D1 #define WM5100_OUT6LMIX_INPUT_2_SOURCE 0x6D2 #define WM5100_OUT6LMIX_INPUT_2_VOLUME 0x6D3 #define WM5100_OUT6LMIX_INPUT_3_SOURCE 0x6D4 #define WM5100_OUT6LMIX_INPUT_3_VOLUME 0x6D5 #define WM5100_OUT6LMIX_INPUT_4_SOURCE 0x6D6 #define WM5100_OUT6LMIX_INPUT_4_VOLUME 0x6D7 #define WM5100_OUT6RMIX_INPUT_1_SOURCE 0x6D8 #define WM5100_OUT6RMIX_INPUT_1_VOLUME 0x6D9 #define WM5100_OUT6RMIX_INPUT_2_SOURCE 0x6DA #define WM5100_OUT6RMIX_INPUT_2_VOLUME 0x6DB #define WM5100_OUT6RMIX_INPUT_3_SOURCE 0x6DC #define WM5100_OUT6RMIX_INPUT_3_VOLUME 0x6DD #define WM5100_OUT6RMIX_INPUT_4_SOURCE 0x6DE #define WM5100_OUT6RMIX_INPUT_4_VOLUME 0x6DF #define WM5100_AIF1TX1MIX_INPUT_1_SOURCE 0x700 #define WM5100_AIF1TX1MIX_INPUT_1_VOLUME 0x701 #define WM5100_AIF1TX1MIX_INPUT_2_SOURCE 0x702 #define WM5100_AIF1TX1MIX_INPUT_2_VOLUME 0x703 #define WM5100_AIF1TX1MIX_INPUT_3_SOURCE 0x704 #define WM5100_AIF1TX1MIX_INPUT_3_VOLUME 0x705 #define WM5100_AIF1TX1MIX_INPUT_4_SOURCE 0x706 #define WM5100_AIF1TX1MIX_INPUT_4_VOLUME 0x707 #define WM5100_AIF1TX2MIX_INPUT_1_SOURCE 0x708 #define WM5100_AIF1TX2MIX_INPUT_1_VOLUME 0x709 #define WM5100_AIF1TX2MIX_INPUT_2_SOURCE 0x70A #define WM5100_AIF1TX2MIX_INPUT_2_VOLUME 0x70B #define WM5100_AIF1TX2MIX_INPUT_3_SOURCE 0x70C #define WM5100_AIF1TX2MIX_INPUT_3_VOLUME 0x70D #define WM5100_AIF1TX2MIX_INPUT_4_SOURCE 0x70E #define WM5100_AIF1TX2MIX_INPUT_4_VOLUME 0x70F #define WM5100_AIF1TX3MIX_INPUT_1_SOURCE 0x710 #define WM5100_AIF1TX3MIX_INPUT_1_VOLUME 0x711 #define WM5100_AIF1TX3MIX_INPUT_2_SOURCE 0x712 #define WM5100_AIF1TX3MIX_INPUT_2_VOLUME 0x713 #define WM5100_AIF1TX3MIX_INPUT_3_SOURCE 0x714 #define WM5100_AIF1TX3MIX_INPUT_3_VOLUME 0x715 #define WM5100_AIF1TX3MIX_INPUT_4_SOURCE 0x716 #define WM5100_AIF1TX3MIX_INPUT_4_VOLUME 0x717 #define WM5100_AIF1TX4MIX_INPUT_1_SOURCE 0x718 #define WM5100_AIF1TX4MIX_INPUT_1_VOLUME 0x719 #define WM5100_AIF1TX4MIX_INPUT_2_SOURCE 0x71A #define WM5100_AIF1TX4MIX_INPUT_2_VOLUME 0x71B #define WM5100_AIF1TX4MIX_INPUT_3_SOURCE 0x71C #define WM5100_AIF1TX4MIX_INPUT_3_VOLUME 0x71D #define WM5100_AIF1TX4MIX_INPUT_4_SOURCE 0x71E #define WM5100_AIF1TX4MIX_INPUT_4_VOLUME 0x71F #define WM5100_AIF1TX5MIX_INPUT_1_SOURCE 0x720 #define WM5100_AIF1TX5MIX_INPUT_1_VOLUME 0x721 #define WM5100_AIF1TX5MIX_INPUT_2_SOURCE 0x722 #define WM5100_AIF1TX5MIX_INPUT_2_VOLUME 0x723 #define WM5100_AIF1TX5MIX_INPUT_3_SOURCE 0x724 #define WM5100_AIF1TX5MIX_INPUT_3_VOLUME 0x725 #define WM5100_AIF1TX5MIX_INPUT_4_SOURCE 0x726 #define WM5100_AIF1TX5MIX_INPUT_4_VOLUME 0x727 #define WM5100_AIF1TX6MIX_INPUT_1_SOURCE 0x728 #define WM5100_AIF1TX6MIX_INPUT_1_VOLUME 0x729 #define WM5100_AIF1TX6MIX_INPUT_2_SOURCE 0x72A #define WM5100_AIF1TX6MIX_INPUT_2_VOLUME 0x72B #define WM5100_AIF1TX6MIX_INPUT_3_SOURCE 0x72C #define WM5100_AIF1TX6MIX_INPUT_3_VOLUME 0x72D #define WM5100_AIF1TX6MIX_INPUT_4_SOURCE 0x72E #define WM5100_AIF1TX6MIX_INPUT_4_VOLUME 0x72F #define WM5100_AIF1TX7MIX_INPUT_1_SOURCE 0x730 #define WM5100_AIF1TX7MIX_INPUT_1_VOLUME 0x731 #define WM5100_AIF1TX7MIX_INPUT_2_SOURCE 0x732 #define WM5100_AIF1TX7MIX_INPUT_2_VOLUME 0x733 #define WM5100_AIF1TX7MIX_INPUT_3_SOURCE 0x734 #define WM5100_AIF1TX7MIX_INPUT_3_VOLUME 0x735 #define WM5100_AIF1TX7MIX_INPUT_4_SOURCE 0x736 #define WM5100_AIF1TX7MIX_INPUT_4_VOLUME 0x737 #define WM5100_AIF1TX8MIX_INPUT_1_SOURCE 0x738 #define WM5100_AIF1TX8MIX_INPUT_1_VOLUME 0x739 #define WM5100_AIF1TX8MIX_INPUT_2_SOURCE 0x73A #define WM5100_AIF1TX8MIX_INPUT_2_VOLUME 0x73B #define WM5100_AIF1TX8MIX_INPUT_3_SOURCE 0x73C #define WM5100_AIF1TX8MIX_INPUT_3_VOLUME 0x73D #define WM5100_AIF1TX8MIX_INPUT_4_SOURCE 0x73E #define WM5100_AIF1TX8MIX_INPUT_4_VOLUME 0x73F #define WM5100_AIF2TX1MIX_INPUT_1_SOURCE 0x740 #define WM5100_AIF2TX1MIX_INPUT_1_VOLUME 0x741 #define WM5100_AIF2TX1MIX_INPUT_2_SOURCE 0x742 #define WM5100_AIF2TX1MIX_INPUT_2_VOLUME 0x743 #define WM5100_AIF2TX1MIX_INPUT_3_SOURCE 0x744 #define WM5100_AIF2TX1MIX_INPUT_3_VOLUME 0x745 #define WM5100_AIF2TX1MIX_INPUT_4_SOURCE 0x746 #define WM5100_AIF2TX1MIX_INPUT_4_VOLUME 0x747 #define WM5100_AIF2TX2MIX_INPUT_1_SOURCE 0x748 #define WM5100_AIF2TX2MIX_INPUT_1_VOLUME 0x749 #define WM5100_AIF2TX2MIX_INPUT_2_SOURCE 0x74A #define WM5100_AIF2TX2MIX_INPUT_2_VOLUME 0x74B #define WM5100_AIF2TX2MIX_INPUT_3_SOURCE 0x74C #define WM5100_AIF2TX2MIX_INPUT_3_VOLUME 0x74D #define WM5100_AIF2TX2MIX_INPUT_4_SOURCE 0x74E #define WM5100_AIF2TX2MIX_INPUT_4_VOLUME 0x74F #define WM5100_AIF3TX1MIX_INPUT_1_SOURCE 0x780 #define WM5100_AIF3TX1MIX_INPUT_1_VOLUME 0x781 #define WM5100_AIF3TX1MIX_INPUT_2_SOURCE 0x782 #define WM5100_AIF3TX1MIX_INPUT_2_VOLUME 0x783 #define WM5100_AIF3TX1MIX_INPUT_3_SOURCE 0x784 #define WM5100_AIF3TX1MIX_INPUT_3_VOLUME 0x785 #define WM5100_AIF3TX1MIX_INPUT_4_SOURCE 0x786 #define WM5100_AIF3TX1MIX_INPUT_4_VOLUME 0x787 #define WM5100_AIF3TX2MIX_INPUT_1_SOURCE 0x788 #define WM5100_AIF3TX2MIX_INPUT_1_VOLUME 0x789 #define WM5100_AIF3TX2MIX_INPUT_2_SOURCE 0x78A #define WM5100_AIF3TX2MIX_INPUT_2_VOLUME 0x78B #define WM5100_AIF3TX2MIX_INPUT_3_SOURCE 0x78C #define WM5100_AIF3TX2MIX_INPUT_3_VOLUME 0x78D #define WM5100_AIF3TX2MIX_INPUT_4_SOURCE 0x78E #define WM5100_AIF3TX2MIX_INPUT_4_VOLUME 0x78F #define WM5100_EQ1MIX_INPUT_1_SOURCE 0x880 #define WM5100_EQ1MIX_INPUT_1_VOLUME 0x881 #define WM5100_EQ1MIX_INPUT_2_SOURCE 0x882 #define WM5100_EQ1MIX_INPUT_2_VOLUME 0x883 #define WM5100_EQ1MIX_INPUT_3_SOURCE 0x884 #define WM5100_EQ1MIX_INPUT_3_VOLUME 0x885 #define WM5100_EQ1MIX_INPUT_4_SOURCE 0x886 #define WM5100_EQ1MIX_INPUT_4_VOLUME 0x887 #define WM5100_EQ2MIX_INPUT_1_SOURCE 0x888 #define WM5100_EQ2MIX_INPUT_1_VOLUME 0x889 #define WM5100_EQ2MIX_INPUT_2_SOURCE 0x88A #define WM5100_EQ2MIX_INPUT_2_VOLUME 0x88B #define WM5100_EQ2MIX_INPUT_3_SOURCE 0x88C #define WM5100_EQ2MIX_INPUT_3_VOLUME 0x88D #define WM5100_EQ2MIX_INPUT_4_SOURCE 0x88E #define WM5100_EQ2MIX_INPUT_4_VOLUME 0x88F #define WM5100_EQ3MIX_INPUT_1_SOURCE 0x890 #define WM5100_EQ3MIX_INPUT_1_VOLUME 0x891 #define WM5100_EQ3MIX_INPUT_2_SOURCE 0x892 #define WM5100_EQ3MIX_INPUT_2_VOLUME 0x893 #define WM5100_EQ3MIX_INPUT_3_SOURCE 0x894 #define WM5100_EQ3MIX_INPUT_3_VOLUME 0x895 #define WM5100_EQ3MIX_INPUT_4_SOURCE 0x896 #define WM5100_EQ3MIX_INPUT_4_VOLUME 0x897 #define WM5100_EQ4MIX_INPUT_1_SOURCE 0x898 #define WM5100_EQ4MIX_INPUT_1_VOLUME 0x899 #define WM5100_EQ4MIX_INPUT_2_SOURCE 0x89A #define WM5100_EQ4MIX_INPUT_2_VOLUME 0x89B #define WM5100_EQ4MIX_INPUT_3_SOURCE 0x89C #define WM5100_EQ4MIX_INPUT_3_VOLUME 0x89D #define WM5100_EQ4MIX_INPUT_4_SOURCE 0x89E #define WM5100_EQ4MIX_INPUT_4_VOLUME 0x89F #define WM5100_DRC1LMIX_INPUT_1_SOURCE 0x8C0 #define WM5100_DRC1LMIX_INPUT_1_VOLUME 0x8C1 #define WM5100_DRC1LMIX_INPUT_2_SOURCE 0x8C2 #define WM5100_DRC1LMIX_INPUT_2_VOLUME 0x8C3 #define WM5100_DRC1LMIX_INPUT_3_SOURCE 0x8C4 #define WM5100_DRC1LMIX_INPUT_3_VOLUME 0x8C5 #define WM5100_DRC1LMIX_INPUT_4_SOURCE 0x8C6 #define WM5100_DRC1LMIX_INPUT_4_VOLUME 0x8C7 #define WM5100_DRC1RMIX_INPUT_1_SOURCE 0x8C8 #define WM5100_DRC1RMIX_INPUT_1_VOLUME 0x8C9 #define WM5100_DRC1RMIX_INPUT_2_SOURCE 0x8CA #define WM5100_DRC1RMIX_INPUT_2_VOLUME 0x8CB #define WM5100_DRC1RMIX_INPUT_3_SOURCE 0x8CC #define WM5100_DRC1RMIX_INPUT_3_VOLUME 0x8CD #define WM5100_DRC1RMIX_INPUT_4_SOURCE 0x8CE #define WM5100_DRC1RMIX_INPUT_4_VOLUME 0x8CF #define WM5100_HPLP1MIX_INPUT_1_SOURCE 0x900 #define WM5100_HPLP1MIX_INPUT_1_VOLUME 0x901 #define WM5100_HPLP1MIX_INPUT_2_SOURCE 0x902 #define WM5100_HPLP1MIX_INPUT_2_VOLUME 0x903 #define WM5100_HPLP1MIX_INPUT_3_SOURCE 0x904 #define WM5100_HPLP1MIX_INPUT_3_VOLUME 0x905 #define WM5100_HPLP1MIX_INPUT_4_SOURCE 0x906 #define WM5100_HPLP1MIX_INPUT_4_VOLUME 0x907 #define WM5100_HPLP2MIX_INPUT_1_SOURCE 0x908 #define WM5100_HPLP2MIX_INPUT_1_VOLUME 0x909 #define WM5100_HPLP2MIX_INPUT_2_SOURCE 0x90A #define WM5100_HPLP2MIX_INPUT_2_VOLUME 0x90B #define WM5100_HPLP2MIX_INPUT_3_SOURCE 0x90C #define WM5100_HPLP2MIX_INPUT_3_VOLUME 0x90D #define WM5100_HPLP2MIX_INPUT_4_SOURCE 0x90E #define WM5100_HPLP2MIX_INPUT_4_VOLUME 0x90F #define WM5100_HPLP3MIX_INPUT_1_SOURCE 0x910 #define WM5100_HPLP3MIX_INPUT_1_VOLUME 0x911 #define WM5100_HPLP3MIX_INPUT_2_SOURCE 0x912 #define WM5100_HPLP3MIX_INPUT_2_VOLUME 0x913 #define WM5100_HPLP3MIX_INPUT_3_SOURCE 0x914 #define WM5100_HPLP3MIX_INPUT_3_VOLUME 0x915 #define WM5100_HPLP3MIX_INPUT_4_SOURCE 0x916 #define WM5100_HPLP3MIX_INPUT_4_VOLUME 0x917 #define WM5100_HPLP4MIX_INPUT_1_SOURCE 0x918 #define WM5100_HPLP4MIX_INPUT_1_VOLUME 0x919 #define WM5100_HPLP4MIX_INPUT_2_SOURCE 0x91A #define WM5100_HPLP4MIX_INPUT_2_VOLUME 0x91B #define WM5100_HPLP4MIX_INPUT_3_SOURCE 0x91C #define WM5100_HPLP4MIX_INPUT_3_VOLUME 0x91D #define WM5100_HPLP4MIX_INPUT_4_SOURCE 0x91E #define WM5100_HPLP4MIX_INPUT_4_VOLUME 0x91F #define WM5100_DSP1LMIX_INPUT_1_SOURCE 0x940 #define WM5100_DSP1LMIX_INPUT_1_VOLUME 0x941 #define WM5100_DSP1LMIX_INPUT_2_SOURCE 0x942 #define WM5100_DSP1LMIX_INPUT_2_VOLUME 0x943 #define WM5100_DSP1LMIX_INPUT_3_SOURCE 0x944 #define WM5100_DSP1LMIX_INPUT_3_VOLUME 0x945 #define WM5100_DSP1LMIX_INPUT_4_SOURCE 0x946 #define WM5100_DSP1LMIX_INPUT_4_VOLUME 0x947 #define WM5100_DSP1RMIX_INPUT_1_SOURCE 0x948 #define WM5100_DSP1RMIX_INPUT_1_VOLUME 0x949 #define WM5100_DSP1RMIX_INPUT_2_SOURCE 0x94A #define WM5100_DSP1RMIX_INPUT_2_VOLUME 0x94B #define WM5100_DSP1RMIX_INPUT_3_SOURCE 0x94C #define WM5100_DSP1RMIX_INPUT_3_VOLUME 0x94D #define WM5100_DSP1RMIX_INPUT_4_SOURCE 0x94E #define WM5100_DSP1RMIX_INPUT_4_VOLUME 0x94F #define WM5100_DSP1AUX1MIX_INPUT_1_SOURCE 0x950 #define WM5100_DSP1AUX2MIX_INPUT_1_SOURCE 0x958 #define WM5100_DSP1AUX3MIX_INPUT_1_SOURCE 0x960 #define WM5100_DSP1AUX4MIX_INPUT_1_SOURCE 0x968 #define WM5100_DSP1AUX5MIX_INPUT_1_SOURCE 0x970 #define WM5100_DSP1AUX6MIX_INPUT_1_SOURCE 0x978 #define WM5100_DSP2LMIX_INPUT_1_SOURCE 0x980 #define WM5100_DSP2LMIX_INPUT_1_VOLUME 0x981 #define WM5100_DSP2LMIX_INPUT_2_SOURCE 0x982 #define WM5100_DSP2LMIX_INPUT_2_VOLUME 0x983 #define WM5100_DSP2LMIX_INPUT_3_SOURCE 0x984 #define WM5100_DSP2LMIX_INPUT_3_VOLUME 0x985 #define WM5100_DSP2LMIX_INPUT_4_SOURCE 0x986 #define WM5100_DSP2LMIX_INPUT_4_VOLUME 0x987 #define WM5100_DSP2RMIX_INPUT_1_SOURCE 0x988 #define WM5100_DSP2RMIX_INPUT_1_VOLUME 0x989 #define WM5100_DSP2RMIX_INPUT_2_SOURCE 0x98A #define WM5100_DSP2RMIX_INPUT_2_VOLUME 0x98B #define WM5100_DSP2RMIX_INPUT_3_SOURCE 0x98C #define WM5100_DSP2RMIX_INPUT_3_VOLUME 0x98D #define WM5100_DSP2RMIX_INPUT_4_SOURCE 0x98E #define WM5100_DSP2RMIX_INPUT_4_VOLUME 0x98F #define WM5100_DSP2AUX1MIX_INPUT_1_SOURCE 0x990 #define WM5100_DSP2AUX2MIX_INPUT_1_SOURCE 0x998 #define WM5100_DSP2AUX3MIX_INPUT_1_SOURCE 0x9A0 #define WM5100_DSP2AUX4MIX_INPUT_1_SOURCE 0x9A8 #define WM5100_DSP2AUX5MIX_INPUT_1_SOURCE 0x9B0 #define WM5100_DSP2AUX6MIX_INPUT_1_SOURCE 0x9B8 #define WM5100_DSP3LMIX_INPUT_1_SOURCE 0x9C0 #define WM5100_DSP3LMIX_INPUT_1_VOLUME 0x9C1 #define WM5100_DSP3LMIX_INPUT_2_SOURCE 0x9C2 #define WM5100_DSP3LMIX_INPUT_2_VOLUME 0x9C3 #define WM5100_DSP3LMIX_INPUT_3_SOURCE 0x9C4 #define WM5100_DSP3LMIX_INPUT_3_VOLUME 0x9C5 #define WM5100_DSP3LMIX_INPUT_4_SOURCE 0x9C6 #define WM5100_DSP3LMIX_INPUT_4_VOLUME 0x9C7 #define WM5100_DSP3RMIX_INPUT_1_SOURCE 0x9C8 #define WM5100_DSP3RMIX_INPUT_1_VOLUME 0x9C9 #define WM5100_DSP3RMIX_INPUT_2_SOURCE 0x9CA #define WM5100_DSP3RMIX_INPUT_2_VOLUME 0x9CB #define WM5100_DSP3RMIX_INPUT_3_SOURCE 0x9CC #define WM5100_DSP3RMIX_INPUT_3_VOLUME 0x9CD #define WM5100_DSP3RMIX_INPUT_4_SOURCE 0x9CE #define WM5100_DSP3RMIX_INPUT_4_VOLUME 0x9CF #define WM5100_DSP3AUX1MIX_INPUT_1_SOURCE 0x9D0 #define WM5100_DSP3AUX2MIX_INPUT_1_SOURCE 0x9D8 #define WM5100_DSP3AUX3MIX_INPUT_1_SOURCE 0x9E0 #define WM5100_DSP3AUX4MIX_INPUT_1_SOURCE 0x9E8 #define WM5100_DSP3AUX5MIX_INPUT_1_SOURCE 0x9F0 #define WM5100_DSP3AUX6MIX_INPUT_1_SOURCE 0x9F8 #define WM5100_ASRC1LMIX_INPUT_1_SOURCE 0xA80 #define WM5100_ASRC1RMIX_INPUT_1_SOURCE 0xA88 #define WM5100_ASRC2LMIX_INPUT_1_SOURCE 0xA90 #define WM5100_ASRC2RMIX_INPUT_1_SOURCE 0xA98 #define WM5100_ISRC1DEC1MIX_INPUT_1_SOURCE 0xB00 #define WM5100_ISRC1DEC2MIX_INPUT_1_SOURCE 0xB08 #define WM5100_ISRC1DEC3MIX_INPUT_1_SOURCE 0xB10 #define WM5100_ISRC1DEC4MIX_INPUT_1_SOURCE 0xB18 #define WM5100_ISRC1INT1MIX_INPUT_1_SOURCE 0xB20 #define WM5100_ISRC1INT2MIX_INPUT_1_SOURCE 0xB28 #define WM5100_ISRC1INT3MIX_INPUT_1_SOURCE 0xB30 #define WM5100_ISRC1INT4MIX_INPUT_1_SOURCE 0xB38 #define WM5100_ISRC2DEC1MIX_INPUT_1_SOURCE 0xB40 #define WM5100_ISRC2DEC2MIX_INPUT_1_SOURCE 0xB48 #define WM5100_ISRC2DEC3MIX_INPUT_1_SOURCE 0xB50 #define WM5100_ISRC2DEC4MIX_INPUT_1_SOURCE 0xB58 #define WM5100_ISRC2INT1MIX_INPUT_1_SOURCE 0xB60 #define WM5100_ISRC2INT2MIX_INPUT_1_SOURCE 0xB68 #define WM5100_ISRC2INT3MIX_INPUT_1_SOURCE 0xB70 #define WM5100_ISRC2INT4MIX_INPUT_1_SOURCE 0xB78 #define WM5100_GPIO_CTRL_1 0xC00 #define WM5100_GPIO_CTRL_2 0xC01 #define WM5100_GPIO_CTRL_3 0xC02 #define WM5100_GPIO_CTRL_4 0xC03 #define WM5100_GPIO_CTRL_5 0xC04 #define WM5100_GPIO_CTRL_6 0xC05 #define WM5100_MISC_PAD_CTRL_1 0xC23 #define WM5100_MISC_PAD_CTRL_2 0xC24 #define WM5100_MISC_PAD_CTRL_3 0xC25 #define WM5100_MISC_PAD_CTRL_4 0xC26 #define WM5100_MISC_PAD_CTRL_5 0xC27 #define WM5100_MISC_GPIO_1 0xC28 #define WM5100_INTERRUPT_STATUS_1 0xD00 #define WM5100_INTERRUPT_STATUS_2 0xD01 #define WM5100_INTERRUPT_STATUS_3 0xD02 #define WM5100_INTERRUPT_STATUS_4 0xD03 #define WM5100_INTERRUPT_RAW_STATUS_2 0xD04 #define WM5100_INTERRUPT_RAW_STATUS_3 0xD05 #define WM5100_INTERRUPT_RAW_STATUS_4 0xD06 #define WM5100_INTERRUPT_STATUS_1_MASK 0xD07 #define WM5100_INTERRUPT_STATUS_2_MASK 0xD08 #define WM5100_INTERRUPT_STATUS_3_MASK 0xD09 #define WM5100_INTERRUPT_STATUS_4_MASK 0xD0A #define WM5100_INTERRUPT_CONTROL 0xD1F #define WM5100_IRQ_DEBOUNCE_1 0xD20 #define WM5100_IRQ_DEBOUNCE_2 0xD21 #define WM5100_FX_CTRL 0xE00 #define WM5100_EQ1_1 0xE10 #define WM5100_EQ1_2 0xE11 #define WM5100_EQ1_3 0xE12 #define WM5100_EQ1_4 0xE13 #define WM5100_EQ1_5 0xE14 #define WM5100_EQ1_6 0xE15 #define WM5100_EQ1_7 0xE16 #define WM5100_EQ1_8 0xE17 #define WM5100_EQ1_9 0xE18 #define WM5100_EQ1_10 0xE19 #define WM5100_EQ1_11 0xE1A #define WM5100_EQ1_12 0xE1B #define WM5100_EQ1_13 0xE1C #define WM5100_EQ1_14 0xE1D #define WM5100_EQ1_15 0xE1E #define WM5100_EQ1_16 0xE1F #define WM5100_EQ1_17 0xE20 #define WM5100_EQ1_18 0xE21 #define WM5100_EQ1_19 0xE22 #define WM5100_EQ1_20 0xE23 #define WM5100_EQ2_1 0xE26 #define WM5100_EQ2_2 0xE27 #define WM5100_EQ2_3 0xE28 #define WM5100_EQ2_4 0xE29 #define WM5100_EQ2_5 0xE2A #define WM5100_EQ2_6 0xE2B #define WM5100_EQ2_7 0xE2C #define WM5100_EQ2_8 0xE2D #define WM5100_EQ2_9 0xE2E #define WM5100_EQ2_10 0xE2F #define WM5100_EQ2_11 0xE30 #define WM5100_EQ2_12 0xE31 #define WM5100_EQ2_13 0xE32 #define WM5100_EQ2_14 0xE33 #define WM5100_EQ2_15 0xE34 #define WM5100_EQ2_16 0xE35 #define WM5100_EQ2_17 0xE36 #define WM5100_EQ2_18 0xE37 #define WM5100_EQ2_19 0xE38 #define WM5100_EQ2_20 0xE39 #define WM5100_EQ3_1 0xE3C #define WM5100_EQ3_2 0xE3D #define WM5100_EQ3_3 0xE3E #define WM5100_EQ3_4 0xE3F #define WM5100_EQ3_5 0xE40 #define WM5100_EQ3_6 0xE41 #define WM5100_EQ3_7 0xE42 #define WM5100_EQ3_8 0xE43 #define WM5100_EQ3_9 0xE44 #define WM5100_EQ3_10 0xE45 #define WM5100_EQ3_11 0xE46 #define WM5100_EQ3_12 0xE47 #define WM5100_EQ3_13 0xE48 #define WM5100_EQ3_14 0xE49 #define WM5100_EQ3_15 0xE4A #define WM5100_EQ3_16 0xE4B #define WM5100_EQ3_17 0xE4C #define WM5100_EQ3_18 0xE4D #define WM5100_EQ3_19 0xE4E #define WM5100_EQ3_20 0xE4F #define WM5100_EQ4_1 0xE52 #define WM5100_EQ4_2 0xE53 #define WM5100_EQ4_3 0xE54 #define WM5100_EQ4_4 0xE55 #define WM5100_EQ4_5 0xE56 #define WM5100_EQ4_6 0xE57 #define WM5100_EQ4_7 0xE58 #define WM5100_EQ4_8 0xE59 #define WM5100_EQ4_9 0xE5A #define WM5100_EQ4_10 0xE5B #define WM5100_EQ4_11 0xE5C #define WM5100_EQ4_12 0xE5D #define WM5100_EQ4_13 0xE5E #define WM5100_EQ4_14 0xE5F #define WM5100_EQ4_15 0xE60 #define WM5100_EQ4_16 0xE61 #define WM5100_EQ4_17 0xE62 #define WM5100_EQ4_18 0xE63 #define WM5100_EQ4_19 0xE64 #define WM5100_EQ4_20 0xE65 #define WM5100_DRC1_CTRL1 0xE80 #define WM5100_DRC1_CTRL2 0xE81 #define WM5100_DRC1_CTRL3 0xE82 #define WM5100_DRC1_CTRL4 0xE83 #define WM5100_DRC1_CTRL5 0xE84 #define WM5100_HPLPF1_1 0xEC0 #define WM5100_HPLPF1_2 0xEC1 #define WM5100_HPLPF2_1 0xEC4 #define WM5100_HPLPF2_2 0xEC5 #define WM5100_HPLPF3_1 0xEC8 #define WM5100_HPLPF3_2 0xEC9 #define WM5100_HPLPF4_1 0xECC #define WM5100_HPLPF4_2 0xECD #define WM5100_DSP1_CONTROL_1 0xF00 #define WM5100_DSP1_CONTROL_2 0xF02 #define WM5100_DSP1_CONTROL_3 0xF03 #define WM5100_DSP1_CONTROL_4 0xF04 #define WM5100_DSP1_CONTROL_5 0xF06 #define WM5100_DSP1_CONTROL_6 0xF07 #define WM5100_DSP1_CONTROL_7 0xF08 #define WM5100_DSP1_CONTROL_8 0xF09 #define WM5100_DSP1_CONTROL_9 0xF0A #define WM5100_DSP1_CONTROL_10 0xF0B #define WM5100_DSP1_CONTROL_11 0xF0C #define WM5100_DSP1_CONTROL_12 0xF0D #define WM5100_DSP1_CONTROL_13 0xF0F #define WM5100_DSP1_CONTROL_14 0xF10 #define WM5100_DSP1_CONTROL_15 0xF11 #define WM5100_DSP1_CONTROL_16 0xF12 #define WM5100_DSP1_CONTROL_17 0xF13 #define WM5100_DSP1_CONTROL_18 0xF14 #define WM5100_DSP1_CONTROL_19 0xF16 #define WM5100_DSP1_CONTROL_20 0xF17 #define WM5100_DSP1_CONTROL_21 0xF18 #define WM5100_DSP1_CONTROL_22 0xF1A #define WM5100_DSP1_CONTROL_23 0xF1B #define WM5100_DSP1_CONTROL_24 0xF1C #define WM5100_DSP1_CONTROL_25 0xF1E #define WM5100_DSP1_CONTROL_26 0xF20 #define WM5100_DSP1_CONTROL_27 0xF21 #define WM5100_DSP1_CONTROL_28 0xF22 #define WM5100_DSP1_CONTROL_29 0xF23 #define WM5100_DSP1_CONTROL_30 0xF24 #define WM5100_DSP2_CONTROL_1 0x1000 #define WM5100_DSP2_CONTROL_2 0x1002 #define WM5100_DSP2_CONTROL_3 0x1003 #define WM5100_DSP2_CONTROL_4 0x1004 #define WM5100_DSP2_CONTROL_5 0x1006 #define WM5100_DSP2_CONTROL_6 0x1007 #define WM5100_DSP2_CONTROL_7 0x1008 #define WM5100_DSP2_CONTROL_8 0x1009 #define WM5100_DSP2_CONTROL_9 0x100A #define WM5100_DSP2_CONTROL_10 0x100B #define WM5100_DSP2_CONTROL_11 0x100C #define WM5100_DSP2_CONTROL_12 0x100D #define WM5100_DSP2_CONTROL_13 0x100F #define WM5100_DSP2_CONTROL_14 0x1010 #define WM5100_DSP2_CONTROL_15 0x1011 #define WM5100_DSP2_CONTROL_16 0x1012 #define WM5100_DSP2_CONTROL_17 0x1013 #define WM5100_DSP2_CONTROL_18 0x1014 #define WM5100_DSP2_CONTROL_19 0x1016 #define WM5100_DSP2_CONTROL_20 0x1017 #define WM5100_DSP2_CONTROL_21 0x1018 #define WM5100_DSP2_CONTROL_22 0x101A #define WM5100_DSP2_CONTROL_23 0x101B #define WM5100_DSP2_CONTROL_24 0x101C #define WM5100_DSP2_CONTROL_25 0x101E #define WM5100_DSP2_CONTROL_26 0x1020 #define WM5100_DSP2_CONTROL_27 0x1021 #define WM5100_DSP2_CONTROL_28 0x1022 #define WM5100_DSP2_CONTROL_29 0x1023 #define WM5100_DSP2_CONTROL_30 0x1024 #define WM5100_DSP3_CONTROL_1 0x1100 #define WM5100_DSP3_CONTROL_2 0x1102 #define WM5100_DSP3_CONTROL_3 0x1103 #define WM5100_DSP3_CONTROL_4 0x1104 #define WM5100_DSP3_CONTROL_5 0x1106 #define WM5100_DSP3_CONTROL_6 0x1107 #define WM5100_DSP3_CONTROL_7 0x1108 #define WM5100_DSP3_CONTROL_8 0x1109 #define WM5100_DSP3_CONTROL_9 0x110A #define WM5100_DSP3_CONTROL_10 0x110B #define WM5100_DSP3_CONTROL_11 0x110C #define WM5100_DSP3_CONTROL_12 0x110D #define WM5100_DSP3_CONTROL_13 0x110F #define WM5100_DSP3_CONTROL_14 0x1110 #define WM5100_DSP3_CONTROL_15 0x1111 #define WM5100_DSP3_CONTROL_16 0x1112 #define WM5100_DSP3_CONTROL_17 0x1113 #define WM5100_DSP3_CONTROL_18 0x1114 #define WM5100_DSP3_CONTROL_19 0x1116 #define WM5100_DSP3_CONTROL_20 0x1117 #define WM5100_DSP3_CONTROL_21 0x1118 #define WM5100_DSP3_CONTROL_22 0x111A #define WM5100_DSP3_CONTROL_23 0x111B #define WM5100_DSP3_CONTROL_24 0x111C #define WM5100_DSP3_CONTROL_25 0x111E #define WM5100_DSP3_CONTROL_26 0x1120 #define WM5100_DSP3_CONTROL_27 0x1121 #define WM5100_DSP3_CONTROL_28 0x1122 #define WM5100_DSP3_CONTROL_29 0x1123 #define WM5100_DSP3_CONTROL_30 0x1124 #define WM5100_DSP1_DM_0 0x4000 #define WM5100_DSP1_DM_1 0x4001 #define WM5100_DSP1_DM_2 0x4002 #define WM5100_DSP1_DM_3 0x4003 #define WM5100_DSP1_DM_508 0x41FC #define WM5100_DSP1_DM_509 0x41FD #define WM5100_DSP1_DM_510 0x41FE #define WM5100_DSP1_DM_511 0x41FF #define WM5100_DSP1_PM_0 0x4800 #define WM5100_DSP1_PM_1 0x4801 #define WM5100_DSP1_PM_2 0x4802 #define WM5100_DSP1_PM_3 0x4803 #define WM5100_DSP1_PM_4 0x4804 #define WM5100_DSP1_PM_5 0x4805 #define WM5100_DSP1_PM_1530 0x4DFA #define WM5100_DSP1_PM_1531 0x4DFB #define WM5100_DSP1_PM_1532 0x4DFC #define WM5100_DSP1_PM_1533 0x4DFD #define WM5100_DSP1_PM_1534 0x4DFE #define WM5100_DSP1_PM_1535 0x4DFF #define WM5100_DSP1_ZM_0 0x5000 #define WM5100_DSP1_ZM_1 0x5001 #define WM5100_DSP1_ZM_2 0x5002 #define WM5100_DSP1_ZM_3 0x5003 #define WM5100_DSP1_ZM_2044 0x57FC #define WM5100_DSP1_ZM_2045 0x57FD #define WM5100_DSP1_ZM_2046 0x57FE #define WM5100_DSP1_ZM_2047 0x57FF #define WM5100_DSP2_DM_0 0x6000 #define WM5100_DSP2_DM_1 0x6001 #define WM5100_DSP2_DM_2 0x6002 #define WM5100_DSP2_DM_3 0x6003 #define WM5100_DSP2_DM_508 0x61FC #define WM5100_DSP2_DM_509 0x61FD #define WM5100_DSP2_DM_510 0x61FE #define WM5100_DSP2_DM_511 0x61FF #define WM5100_DSP2_PM_0 0x6800 #define WM5100_DSP2_PM_1 0x6801 #define WM5100_DSP2_PM_2 0x6802 #define WM5100_DSP2_PM_3 0x6803 #define WM5100_DSP2_PM_4 0x6804 #define WM5100_DSP2_PM_5 0x6805 #define WM5100_DSP2_PM_1530 0x6DFA #define WM5100_DSP2_PM_1531 0x6DFB #define WM5100_DSP2_PM_1532 0x6DFC #define WM5100_DSP2_PM_1533 0x6DFD #define WM5100_DSP2_PM_1534 0x6DFE #define WM5100_DSP2_PM_1535 0x6DFF #define WM5100_DSP2_ZM_0 0x7000 #define WM5100_DSP2_ZM_1 0x7001 #define WM5100_DSP2_ZM_2 0x7002 #define WM5100_DSP2_ZM_3 0x7003 #define WM5100_DSP2_ZM_2044 0x77FC #define WM5100_DSP2_ZM_2045 0x77FD #define WM5100_DSP2_ZM_2046 0x77FE #define WM5100_DSP2_ZM_2047 0x77FF #define WM5100_DSP3_DM_0 0x8000 #define WM5100_DSP3_DM_1 0x8001 #define WM5100_DSP3_DM_2 0x8002 #define WM5100_DSP3_DM_3 0x8003 #define WM5100_DSP3_DM_508 0x81FC #define WM5100_DSP3_DM_509 0x81FD #define WM5100_DSP3_DM_510 0x81FE #define WM5100_DSP3_DM_511 0x81FF #define WM5100_DSP3_PM_0 0x8800 #define WM5100_DSP3_PM_1 0x8801 #define WM5100_DSP3_PM_2 0x8802 #define WM5100_DSP3_PM_3 0x8803 #define WM5100_DSP3_PM_4 0x8804 #define WM5100_DSP3_PM_5 0x8805 #define WM5100_DSP3_PM_1530 0x8DFA #define WM5100_DSP3_PM_1531 0x8DFB #define WM5100_DSP3_PM_1532 0x8DFC #define WM5100_DSP3_PM_1533 0x8DFD #define WM5100_DSP3_PM_1534 0x8DFE #define WM5100_DSP3_PM_1535 0x8DFF #define WM5100_DSP3_ZM_0 0x9000 #define WM5100_DSP3_ZM_1 0x9001 #define WM5100_DSP3_ZM_2 0x9002 #define WM5100_DSP3_ZM_3 0x9003 #define WM5100_DSP3_ZM_2044 0x97FC #define WM5100_DSP3_ZM_2045 0x97FD #define WM5100_DSP3_ZM_2046 0x97FE #define WM5100_DSP3_ZM_2047 0x97FF #define WM5100_REGISTER_COUNT 1435 #define WM5100_MAX_REGISTER 0x97FF /* * Field Definitions. */ /* * R0 (0x00) - software reset */ #define WM5100_SW_RST_DEV_ID1_MASK 0xFFFF /* SW_RST_DEV_ID1 - [15:0] */ #define WM5100_SW_RST_DEV_ID1_SHIFT 0 /* SW_RST_DEV_ID1 - [15:0] */ #define WM5100_SW_RST_DEV_ID1_WIDTH 16 /* SW_RST_DEV_ID1 - [15:0] */ /* * R1 (0x01) - Device Revision */ #define WM5100_DEVICE_REVISION_MASK 0x000F /* DEVICE_REVISION - [3:0] */ #define WM5100_DEVICE_REVISION_SHIFT 0 /* DEVICE_REVISION - [3:0] */ #define WM5100_DEVICE_REVISION_WIDTH 4 /* DEVICE_REVISION - [3:0] */ /* * R16 (0x10) - Ctrl IF 1 */ #define WM5100_AUTO_INC 0x0001 /* AUTO_INC */ #define WM5100_AUTO_INC_MASK 0x0001 /* AUTO_INC */ #define WM5100_AUTO_INC_SHIFT 0 /* AUTO_INC */ #define WM5100_AUTO_INC_WIDTH 1 /* AUTO_INC */ /* * R32 (0x20) - Tone Generator 1 */ #define WM5100_TONE_RATE_MASK 0x3000 /* TONE_RATE - [13:12] */ #define WM5100_TONE_RATE_SHIFT 12 /* TONE_RATE - [13:12] */ #define WM5100_TONE_RATE_WIDTH 2 /* TONE_RATE - [13:12] */ #define WM5100_TONE_OFFSET_MASK 0x0300 /* TONE_OFFSET - [9:8] */ #define WM5100_TONE_OFFSET_SHIFT 8 /* TONE_OFFSET - [9:8] */ #define WM5100_TONE_OFFSET_WIDTH 2 /* TONE_OFFSET - [9:8] */ #define WM5100_TONE2_ENA 0x0002 /* TONE2_ENA */ #define WM5100_TONE2_ENA_MASK 0x0002 /* TONE2_ENA */ #define WM5100_TONE2_ENA_SHIFT 1 /* TONE2_ENA */ #define WM5100_TONE2_ENA_WIDTH 1 /* TONE2_ENA */ #define WM5100_TONE1_ENA 0x0001 /* TONE1_ENA */ #define WM5100_TONE1_ENA_MASK 0x0001 /* TONE1_ENA */ #define WM5100_TONE1_ENA_SHIFT 0 /* TONE1_ENA */ #define WM5100_TONE1_ENA_WIDTH 1 /* TONE1_ENA */ /* * R48 (0x30) - PWM Drive 1 */ #define WM5100_PWM_RATE_MASK 0x3000 /* PWM_RATE - [13:12] */ #define WM5100_PWM_RATE_SHIFT 12 /* PWM_RATE - [13:12] */ #define WM5100_PWM_RATE_WIDTH 2 /* PWM_RATE - [13:12] */ #define WM5100_PWM_CLK_SEL_MASK 0x0300 /* PWM_CLK_SEL - [9:8] */ #define WM5100_PWM_CLK_SEL_SHIFT 8 /* PWM_CLK_SEL - [9:8] */ #define WM5100_PWM_CLK_SEL_WIDTH 2 /* PWM_CLK_SEL - [9:8] */ #define WM5100_PWM2_OVD 0x0020 /* PWM2_OVD */ #define WM5100_PWM2_OVD_MASK 0x0020 /* PWM2_OVD */ #define WM5100_PWM2_OVD_SHIFT 5 /* PWM2_OVD */ #define WM5100_PWM2_OVD_WIDTH 1 /* PWM2_OVD */ #define WM5100_PWM1_OVD 0x0010 /* PWM1_OVD */ #define WM5100_PWM1_OVD_MASK 0x0010 /* PWM1_OVD */ #define WM5100_PWM1_OVD_SHIFT 4 /* PWM1_OVD */ #define WM5100_PWM1_OVD_WIDTH 1 /* PWM1_OVD */ #define WM5100_PWM2_ENA 0x0002 /* PWM2_ENA */ #define WM5100_PWM2_ENA_MASK 0x0002 /* PWM2_ENA */ #define WM5100_PWM2_ENA_SHIFT 1 /* PWM2_ENA */ #define WM5100_PWM2_ENA_WIDTH 1 /* PWM2_ENA */ #define WM5100_PWM1_ENA 0x0001 /* PWM1_ENA */ #define WM5100_PWM1_ENA_MASK 0x0001 /* PWM1_ENA */ #define WM5100_PWM1_ENA_SHIFT 0 /* PWM1_ENA */ #define WM5100_PWM1_ENA_WIDTH 1 /* PWM1_ENA */ /* * R49 (0x31) - PWM Drive 2 */ #define WM5100_PWM1_LVL_MASK 0x03FF /* PWM1_LVL - [9:0] */ #define WM5100_PWM1_LVL_SHIFT 0 /* PWM1_LVL - [9:0] */ #define WM5100_PWM1_LVL_WIDTH 10 /* PWM1_LVL - [9:0] */ /* * R50 (0x32) - PWM Drive 3 */ #define WM5100_PWM2_LVL_MASK 0x03FF /* PWM2_LVL - [9:0] */ #define WM5100_PWM2_LVL_SHIFT 0 /* PWM2_LVL - [9:0] */ #define WM5100_PWM2_LVL_WIDTH 10 /* PWM2_LVL - [9:0] */ /* * R256 (0x100) - Clocking 1 */ #define WM5100_CLK_32K_SRC_MASK 0x000F /* CLK_32K_SRC - [3:0] */ #define WM5100_CLK_32K_SRC_SHIFT 0 /* CLK_32K_SRC - [3:0] */ #define WM5100_CLK_32K_SRC_WIDTH 4 /* CLK_32K_SRC - [3:0] */ /* * R257 (0x101) - Clocking 3 */ #define WM5100_SYSCLK_FREQ_MASK 0x0700 /* SYSCLK_FREQ - [10:8] */ #define WM5100_SYSCLK_FREQ_SHIFT 8 /* SYSCLK_FREQ - [10:8] */ #define WM5100_SYSCLK_FREQ_WIDTH 3 /* SYSCLK_FREQ - [10:8] */ #define WM5100_SYSCLK_ENA 0x0040 /* SYSCLK_ENA */ #define WM5100_SYSCLK_ENA_MASK 0x0040 /* SYSCLK_ENA */ #define WM5100_SYSCLK_ENA_SHIFT 6 /* SYSCLK_ENA */ #define WM5100_SYSCLK_ENA_WIDTH 1 /* SYSCLK_ENA */ #define WM5100_SYSCLK_SRC_MASK 0x000F /* SYSCLK_SRC - [3:0] */ #define WM5100_SYSCLK_SRC_SHIFT 0 /* SYSCLK_SRC - [3:0] */ #define WM5100_SYSCLK_SRC_WIDTH 4 /* SYSCLK_SRC - [3:0] */ /* * R258 (0x102) - Clocking 4 */ #define WM5100_SAMPLE_RATE_1_MASK 0x001F /* SAMPLE_RATE_1 - [4:0] */ #define WM5100_SAMPLE_RATE_1_SHIFT 0 /* SAMPLE_RATE_1 - [4:0] */ #define WM5100_SAMPLE_RATE_1_WIDTH 5 /* SAMPLE_RATE_1 - [4:0] */ /* * R259 (0x103) - Clocking 5 */ #define WM5100_SAMPLE_RATE_2_MASK 0x001F /* SAMPLE_RATE_2 - [4:0] */ #define WM5100_SAMPLE_RATE_2_SHIFT 0 /* SAMPLE_RATE_2 - [4:0] */ #define WM5100_SAMPLE_RATE_2_WIDTH 5 /* SAMPLE_RATE_2 - [4:0] */ /* * R260 (0x104) - Clocking 6 */ #define WM5100_SAMPLE_RATE_3_MASK 0x001F /* SAMPLE_RATE_3 - [4:0] */ #define WM5100_SAMPLE_RATE_3_SHIFT 0 /* SAMPLE_RATE_3 - [4:0] */ #define WM5100_SAMPLE_RATE_3_WIDTH 5 /* SAMPLE_RATE_3 - [4:0] */ /* * R263 (0x107) - Clocking 7 */ #define WM5100_ASYNC_CLK_FREQ_MASK 0x0700 /* ASYNC_CLK_FREQ - [10:8] */ #define WM5100_ASYNC_CLK_FREQ_SHIFT 8 /* ASYNC_CLK_FREQ - [10:8] */ #define WM5100_ASYNC_CLK_FREQ_WIDTH 3 /* ASYNC_CLK_FREQ - [10:8] */ #define WM5100_ASYNC_CLK_ENA 0x0040 /* ASYNC_CLK_ENA */ #define WM5100_ASYNC_CLK_ENA_MASK 0x0040 /* ASYNC_CLK_ENA */ #define WM5100_ASYNC_CLK_ENA_SHIFT 6 /* ASYNC_CLK_ENA */ #define WM5100_ASYNC_CLK_ENA_WIDTH 1 /* ASYNC_CLK_ENA */ #define WM5100_ASYNC_CLK_SRC_MASK 0x000F /* ASYNC_CLK_SRC - [3:0] */ #define WM5100_ASYNC_CLK_SRC_SHIFT 0 /* ASYNC_CLK_SRC - [3:0] */ #define WM5100_ASYNC_CLK_SRC_WIDTH 4 /* ASYNC_CLK_SRC - [3:0] */ /* * R264 (0x108) - Clocking 8 */ #define WM5100_ASYNC_SAMPLE_RATE_MASK 0x001F /* ASYNC_SAMPLE_RATE - [4:0] */ #define WM5100_ASYNC_SAMPLE_RATE_SHIFT 0 /* ASYNC_SAMPLE_RATE - [4:0] */ #define WM5100_ASYNC_SAMPLE_RATE_WIDTH 5 /* ASYNC_SAMPLE_RATE - [4:0] */ /* * R288 (0x120) - ASRC_ENABLE */ #define WM5100_ASRC2L_ENA 0x0008 /* ASRC2L_ENA */ #define WM5100_ASRC2L_ENA_MASK 0x0008 /* ASRC2L_ENA */ #define WM5100_ASRC2L_ENA_SHIFT 3 /* ASRC2L_ENA */ #define WM5100_ASRC2L_ENA_WIDTH 1 /* ASRC2L_ENA */ #define WM5100_ASRC2R_ENA 0x0004 /* ASRC2R_ENA */ #define WM5100_ASRC2R_ENA_MASK 0x0004 /* ASRC2R_ENA */ #define WM5100_ASRC2R_ENA_SHIFT 2 /* ASRC2R_ENA */ #define WM5100_ASRC2R_ENA_WIDTH 1 /* ASRC2R_ENA */ #define WM5100_ASRC1L_ENA 0x0002 /* ASRC1L_ENA */ #define WM5100_ASRC1L_ENA_MASK 0x0002 /* ASRC1L_ENA */ #define WM5100_ASRC1L_ENA_SHIFT 1 /* ASRC1L_ENA */ #define WM5100_ASRC1L_ENA_WIDTH 1 /* ASRC1L_ENA */ #define WM5100_ASRC1R_ENA 0x0001 /* ASRC1R_ENA */ #define WM5100_ASRC1R_ENA_MASK 0x0001 /* ASRC1R_ENA */ #define WM5100_ASRC1R_ENA_SHIFT 0 /* ASRC1R_ENA */ #define WM5100_ASRC1R_ENA_WIDTH 1 /* ASRC1R_ENA */ /* * R289 (0x121) - ASRC_STATUS */ #define WM5100_ASRC2L_ENA_STS 0x0008 /* ASRC2L_ENA_STS */ #define WM5100_ASRC2L_ENA_STS_MASK 0x0008 /* ASRC2L_ENA_STS */ #define WM5100_ASRC2L_ENA_STS_SHIFT 3 /* ASRC2L_ENA_STS */ #define WM5100_ASRC2L_ENA_STS_WIDTH 1 /* ASRC2L_ENA_STS */ #define WM5100_ASRC2R_ENA_STS 0x0004 /* ASRC2R_ENA_STS */ #define WM5100_ASRC2R_ENA_STS_MASK 0x0004 /* ASRC2R_ENA_STS */ #define WM5100_ASRC2R_ENA_STS_SHIFT 2 /* ASRC2R_ENA_STS */ #define WM5100_ASRC2R_ENA_STS_WIDTH 1 /* ASRC2R_ENA_STS */ #define WM5100_ASRC1L_ENA_STS 0x0002 /* ASRC1L_ENA_STS */ #define WM5100_ASRC1L_ENA_STS_MASK 0x0002 /* ASRC1L_ENA_STS */ #define WM5100_ASRC1L_ENA_STS_SHIFT 1 /* ASRC1L_ENA_STS */ #define WM5100_ASRC1L_ENA_STS_WIDTH 1 /* ASRC1L_ENA_STS */ #define WM5100_ASRC1R_ENA_STS 0x0001 /* ASRC1R_ENA_STS */ #define WM5100_ASRC1R_ENA_STS_MASK 0x0001 /* ASRC1R_ENA_STS */ #define WM5100_ASRC1R_ENA_STS_SHIFT 0 /* ASRC1R_ENA_STS */ #define WM5100_ASRC1R_ENA_STS_WIDTH 1 /* ASRC1R_ENA_STS */ /* * R290 (0x122) - ASRC_RATE1 */ #define WM5100_ASRC_RATE1_MASK 0x0006 /* ASRC_RATE1 - [2:1] */ #define WM5100_ASRC_RATE1_SHIFT 1 /* ASRC_RATE1 - [2:1] */ #define WM5100_ASRC_RATE1_WIDTH 2 /* ASRC_RATE1 - [2:1] */ /* * R321 (0x141) - ISRC 1 CTRL 1 */ #define WM5100_ISRC1_DFS_ENA 0x2000 /* ISRC1_DFS_ENA */ #define WM5100_ISRC1_DFS_ENA_MASK 0x2000 /* ISRC1_DFS_ENA */ #define WM5100_ISRC1_DFS_ENA_SHIFT 13 /* ISRC1_DFS_ENA */ #define WM5100_ISRC1_DFS_ENA_WIDTH 1 /* ISRC1_DFS_ENA */ #define WM5100_ISRC1_CLK_SEL_MASK 0x0300 /* ISRC1_CLK_SEL - [9:8] */ #define WM5100_ISRC1_CLK_SEL_SHIFT 8 /* ISRC1_CLK_SEL - [9:8] */ #define WM5100_ISRC1_CLK_SEL_WIDTH 2 /* ISRC1_CLK_SEL - [9:8] */ #define WM5100_ISRC1_FSH_MASK 0x000C /* ISRC1_FSH - [3:2] */ #define WM5100_ISRC1_FSH_SHIFT 2 /* ISRC1_FSH - [3:2] */ #define WM5100_ISRC1_FSH_WIDTH 2 /* ISRC1_FSH - [3:2] */ #define WM5100_ISRC1_FSL_MASK 0x0003 /* ISRC1_FSL - [1:0] */ #define WM5100_ISRC1_FSL_SHIFT 0 /* ISRC1_FSL - [1:0] */ #define WM5100_ISRC1_FSL_WIDTH 2 /* ISRC1_FSL - [1:0] */ /* * R322 (0x142) - ISRC 1 CTRL 2 */ #define WM5100_ISRC1_INT1_ENA 0x8000 /* ISRC1_INT1_ENA */ #define WM5100_ISRC1_INT1_ENA_MASK 0x8000 /* ISRC1_INT1_ENA */ #define WM5100_ISRC1_INT1_ENA_SHIFT 15 /* ISRC1_INT1_ENA */ #define WM5100_ISRC1_INT1_ENA_WIDTH 1 /* ISRC1_INT1_ENA */ #define WM5100_ISRC1_INT2_ENA 0x4000 /* ISRC1_INT2_ENA */ #define WM5100_ISRC1_INT2_ENA_MASK 0x4000 /* ISRC1_INT2_ENA */ #define WM5100_ISRC1_INT2_ENA_SHIFT 14 /* ISRC1_INT2_ENA */ #define WM5100_ISRC1_INT2_ENA_WIDTH 1 /* ISRC1_INT2_ENA */ #define WM5100_ISRC1_INT3_ENA 0x2000 /* ISRC1_INT3_ENA */ #define WM5100_ISRC1_INT3_ENA_MASK 0x2000 /* ISRC1_INT3_ENA */ #define WM5100_ISRC1_INT3_ENA_SHIFT 13 /* ISRC1_INT3_ENA */ #define WM5100_ISRC1_INT3_ENA_WIDTH 1 /* ISRC1_INT3_ENA */ #define WM5100_ISRC1_INT4_ENA 0x1000 /* ISRC1_INT4_ENA */ #define WM5100_ISRC1_INT4_ENA_MASK 0x1000 /* ISRC1_INT4_ENA */ #define WM5100_ISRC1_INT4_ENA_SHIFT 12 /* ISRC1_INT4_ENA */ #define WM5100_ISRC1_INT4_ENA_WIDTH 1 /* ISRC1_INT4_ENA */ #define WM5100_ISRC1_DEC1_ENA 0x0200 /* ISRC1_DEC1_ENA */ #define WM5100_ISRC1_DEC1_ENA_MASK 0x0200 /* ISRC1_DEC1_ENA */ #define WM5100_ISRC1_DEC1_ENA_SHIFT 9 /* ISRC1_DEC1_ENA */ #define WM5100_ISRC1_DEC1_ENA_WIDTH 1 /* ISRC1_DEC1_ENA */ #define WM5100_ISRC1_DEC2_ENA 0x0100 /* ISRC1_DEC2_ENA */ #define WM5100_ISRC1_DEC2_ENA_MASK 0x0100 /* ISRC1_DEC2_ENA */ #define WM5100_ISRC1_DEC2_ENA_SHIFT 8 /* ISRC1_DEC2_ENA */ #define WM5100_ISRC1_DEC2_ENA_WIDTH 1 /* ISRC1_DEC2_ENA */ #define WM5100_ISRC1_DEC3_ENA 0x0080 /* ISRC1_DEC3_ENA */ #define WM5100_ISRC1_DEC3_ENA_MASK 0x0080 /* ISRC1_DEC3_ENA */ #define WM5100_ISRC1_DEC3_ENA_SHIFT 7 /* ISRC1_DEC3_ENA */ #define WM5100_ISRC1_DEC3_ENA_WIDTH 1 /* ISRC1_DEC3_ENA */ #define WM5100_ISRC1_DEC4_ENA 0x0040 /* ISRC1_DEC4_ENA */ #define WM5100_ISRC1_DEC4_ENA_MASK 0x0040 /* ISRC1_DEC4_ENA */ #define WM5100_ISRC1_DEC4_ENA_SHIFT 6 /* ISRC1_DEC4_ENA */ #define WM5100_ISRC1_DEC4_ENA_WIDTH 1 /* ISRC1_DEC4_ENA */ #define WM5100_ISRC1_NOTCH_ENA 0x0001 /* ISRC1_NOTCH_ENA */ #define WM5100_ISRC1_NOTCH_ENA_MASK 0x0001 /* ISRC1_NOTCH_ENA */ #define WM5100_ISRC1_NOTCH_ENA_SHIFT 0 /* ISRC1_NOTCH_ENA */ #define WM5100_ISRC1_NOTCH_ENA_WIDTH 1 /* ISRC1_NOTCH_ENA */ /* * R323 (0x143) - ISRC 2 CTRL1 */ #define WM5100_ISRC2_DFS_ENA 0x2000 /* ISRC2_DFS_ENA */ #define WM5100_ISRC2_DFS_ENA_MASK 0x2000 /* ISRC2_DFS_ENA */ #define WM5100_ISRC2_DFS_ENA_SHIFT 13 /* ISRC2_DFS_ENA */ #define WM5100_ISRC2_DFS_ENA_WIDTH 1 /* ISRC2_DFS_ENA */ #define WM5100_ISRC2_CLK_SEL_MASK 0x0300 /* ISRC2_CLK_SEL - [9:8] */ #define WM5100_ISRC2_CLK_SEL_SHIFT 8 /* ISRC2_CLK_SEL - [9:8] */ #define WM5100_ISRC2_CLK_SEL_WIDTH 2 /* ISRC2_CLK_SEL - [9:8] */ #define WM5100_ISRC2_FSH_MASK 0x000C /* ISRC2_FSH - [3:2] */ #define WM5100_ISRC2_FSH_SHIFT 2 /* ISRC2_FSH - [3:2] */ #define WM5100_ISRC2_FSH_WIDTH 2 /* ISRC2_FSH - [3:2] */ #define WM5100_ISRC2_FSL_MASK 0x0003 /* ISRC2_FSL - [1:0] */ #define WM5100_ISRC2_FSL_SHIFT 0 /* ISRC2_FSL - [1:0] */ #define WM5100_ISRC2_FSL_WIDTH 2 /* ISRC2_FSL - [1:0] */ /* * R324 (0x144) - ISRC 2 CTRL 2 */ #define WM5100_ISRC2_INT1_ENA 0x8000 /* ISRC2_INT1_ENA */ #define WM5100_ISRC2_INT1_ENA_MASK 0x8000 /* ISRC2_INT1_ENA */ #define WM5100_ISRC2_INT1_ENA_SHIFT 15 /* ISRC2_INT1_ENA */ #define WM5100_ISRC2_INT1_ENA_WIDTH 1 /* ISRC2_INT1_ENA */ #define WM5100_ISRC2_INT2_ENA 0x4000 /* ISRC2_INT2_ENA */ #define WM5100_ISRC2_INT2_ENA_MASK 0x4000 /* ISRC2_INT2_ENA */ #define WM5100_ISRC2_INT2_ENA_SHIFT 14 /* ISRC2_INT2_ENA */ #define WM5100_ISRC2_INT2_ENA_WIDTH 1 /* ISRC2_INT2_ENA */ #define WM5100_ISRC2_INT3_ENA 0x2000 /* ISRC2_INT3_ENA */ #define WM5100_ISRC2_INT3_ENA_MASK 0x2000 /* ISRC2_INT3_ENA */ #define WM5100_ISRC2_INT3_ENA_SHIFT 13 /* ISRC2_INT3_ENA */ #define WM5100_ISRC2_INT3_ENA_WIDTH 1 /* ISRC2_INT3_ENA */ #define WM5100_ISRC2_INT4_ENA 0x1000 /* ISRC2_INT4_ENA */ #define WM5100_ISRC2_INT4_ENA_MASK 0x1000 /* ISRC2_INT4_ENA */ #define WM5100_ISRC2_INT4_ENA_SHIFT 12 /* ISRC2_INT4_ENA */ #define WM5100_ISRC2_INT4_ENA_WIDTH 1 /* ISRC2_INT4_ENA */ #define WM5100_ISRC2_DEC1_ENA 0x0200 /* ISRC2_DEC1_ENA */ #define WM5100_ISRC2_DEC1_ENA_MASK 0x0200 /* ISRC2_DEC1_ENA */ #define WM5100_ISRC2_DEC1_ENA_SHIFT 9 /* ISRC2_DEC1_ENA */ #define WM5100_ISRC2_DEC1_ENA_WIDTH 1 /* ISRC2_DEC1_ENA */ #define WM5100_ISRC2_DEC2_ENA 0x0100 /* ISRC2_DEC2_ENA */ #define WM5100_ISRC2_DEC2_ENA_MASK 0x0100 /* ISRC2_DEC2_ENA */ #define WM5100_ISRC2_DEC2_ENA_SHIFT 8 /* ISRC2_DEC2_ENA */ #define WM5100_ISRC2_DEC2_ENA_WIDTH 1 /* ISRC2_DEC2_ENA */ #define WM5100_ISRC2_DEC3_ENA 0x0080 /* ISRC2_DEC3_ENA */ #define WM5100_ISRC2_DEC3_ENA_MASK 0x0080 /* ISRC2_DEC3_ENA */ #define WM5100_ISRC2_DEC3_ENA_SHIFT 7 /* ISRC2_DEC3_ENA */ #define WM5100_ISRC2_DEC3_ENA_WIDTH 1 /* ISRC2_DEC3_ENA */ #define WM5100_ISRC2_DEC4_ENA 0x0040 /* ISRC2_DEC4_ENA */ #define WM5100_ISRC2_DEC4_ENA_MASK 0x0040 /* ISRC2_DEC4_ENA */ #define WM5100_ISRC2_DEC4_ENA_SHIFT 6 /* ISRC2_DEC4_ENA */ #define WM5100_ISRC2_DEC4_ENA_WIDTH 1 /* ISRC2_DEC4_ENA */ #define WM5100_ISRC2_NOTCH_ENA 0x0001 /* ISRC2_NOTCH_ENA */ #define WM5100_ISRC2_NOTCH_ENA_MASK 0x0001 /* ISRC2_NOTCH_ENA */ #define WM5100_ISRC2_NOTCH_ENA_SHIFT 0 /* ISRC2_NOTCH_ENA */ #define WM5100_ISRC2_NOTCH_ENA_WIDTH 1 /* ISRC2_NOTCH_ENA */ /* * R386 (0x182) - FLL1 Control 1 */ #define WM5100_FLL1_ENA 0x0001 /* FLL1_ENA */ #define WM5100_FLL1_ENA_MASK 0x0001 /* FLL1_ENA */ #define WM5100_FLL1_ENA_SHIFT 0 /* FLL1_ENA */ #define WM5100_FLL1_ENA_WIDTH 1 /* FLL1_ENA */ /* * R387 (0x183) - FLL1 Control 2 */ #define WM5100_FLL1_OUTDIV_MASK 0x3F00 /* FLL1_OUTDIV - [13:8] */ #define WM5100_FLL1_OUTDIV_SHIFT 8 /* FLL1_OUTDIV - [13:8] */ #define WM5100_FLL1_OUTDIV_WIDTH 6 /* FLL1_OUTDIV - [13:8] */ #define WM5100_FLL1_FRATIO_MASK 0x0007 /* FLL1_FRATIO - [2:0] */ #define WM5100_FLL1_FRATIO_SHIFT 0 /* FLL1_FRATIO - [2:0] */ #define WM5100_FLL1_FRATIO_WIDTH 3 /* FLL1_FRATIO - [2:0] */ /* * R388 (0x184) - FLL1 Control 3 */ #define WM5100_FLL1_THETA_MASK 0xFFFF /* FLL1_THETA - [15:0] */ #define WM5100_FLL1_THETA_SHIFT 0 /* FLL1_THETA - [15:0] */ #define WM5100_FLL1_THETA_WIDTH 16 /* FLL1_THETA - [15:0] */ /* * R390 (0x186) - FLL1 Control 5 */ #define WM5100_FLL1_N_MASK 0x03FF /* FLL1_N - [9:0] */ #define WM5100_FLL1_N_SHIFT 0 /* FLL1_N - [9:0] */ #define WM5100_FLL1_N_WIDTH 10 /* FLL1_N - [9:0] */ /* * R391 (0x187) - FLL1 Control 6 */ #define WM5100_FLL1_REFCLK_DIV_MASK 0x00C0 /* FLL1_REFCLK_DIV - [7:6] */ #define WM5100_FLL1_REFCLK_DIV_SHIFT 6 /* FLL1_REFCLK_DIV - [7:6] */ #define WM5100_FLL1_REFCLK_DIV_WIDTH 2 /* FLL1_REFCLK_DIV - [7:6] */ #define WM5100_FLL1_REFCLK_SRC_MASK 0x000F /* FLL1_REFCLK_SRC - [3:0] */ #define WM5100_FLL1_REFCLK_SRC_SHIFT 0 /* FLL1_REFCLK_SRC - [3:0] */ #define WM5100_FLL1_REFCLK_SRC_WIDTH 4 /* FLL1_REFCLK_SRC - [3:0] */ /* * R392 (0x188) - FLL1 EFS 1 */ #define WM5100_FLL1_LAMBDA_MASK 0xFFFF /* FLL1_LAMBDA - [15:0] */ #define WM5100_FLL1_LAMBDA_SHIFT 0 /* FLL1_LAMBDA - [15:0] */ #define WM5100_FLL1_LAMBDA_WIDTH 16 /* FLL1_LAMBDA - [15:0] */ /* * R418 (0x1A2) - FLL2 Control 1 */ #define WM5100_FLL2_ENA 0x0001 /* FLL2_ENA */ #define WM5100_FLL2_ENA_MASK 0x0001 /* FLL2_ENA */ #define WM5100_FLL2_ENA_SHIFT 0 /* FLL2_ENA */ #define WM5100_FLL2_ENA_WIDTH 1 /* FLL2_ENA */ /* * R419 (0x1A3) - FLL2 Control 2 */ #define WM5100_FLL2_OUTDIV_MASK 0x3F00 /* FLL2_OUTDIV - [13:8] */ #define WM5100_FLL2_OUTDIV_SHIFT 8 /* FLL2_OUTDIV - [13:8] */ #define WM5100_FLL2_OUTDIV_WIDTH 6 /* FLL2_OUTDIV - [13:8] */ #define WM5100_FLL2_FRATIO_MASK 0x0007 /* FLL2_FRATIO - [2:0] */ #define WM5100_FLL2_FRATIO_SHIFT 0 /* FLL2_FRATIO - [2:0] */ #define WM5100_FLL2_FRATIO_WIDTH 3 /* FLL2_FRATIO - [2:0] */ /* * R420 (0x1A4) - FLL2 Control 3 */ #define WM5100_FLL2_THETA_MASK 0xFFFF /* FLL2_THETA - [15:0] */ #define WM5100_FLL2_THETA_SHIFT 0 /* FLL2_THETA - [15:0] */ #define WM5100_FLL2_THETA_WIDTH 16 /* FLL2_THETA - [15:0] */ /* * R422 (0x1A6) - FLL2 Control 5 */ #define WM5100_FLL2_N_MASK 0x03FF /* FLL2_N - [9:0] */ #define WM5100_FLL2_N_SHIFT 0 /* FLL2_N - [9:0] */ #define WM5100_FLL2_N_WIDTH 10 /* FLL2_N - [9:0] */ /* * R423 (0x1A7) - FLL2 Control 6 */ #define WM5100_FLL2_REFCLK_DIV_MASK 0x00C0 /* FLL2_REFCLK_DIV - [7:6] */ #define WM5100_FLL2_REFCLK_DIV_SHIFT 6 /* FLL2_REFCLK_DIV - [7:6] */ #define WM5100_FLL2_REFCLK_DIV_WIDTH 2 /* FLL2_REFCLK_DIV - [7:6] */ #define WM5100_FLL2_REFCLK_SRC_MASK 0x000F /* FLL2_REFCLK_SRC - [3:0] */ #define WM5100_FLL2_REFCLK_SRC_SHIFT 0 /* FLL2_REFCLK_SRC - [3:0] */ #define WM5100_FLL2_REFCLK_SRC_WIDTH 4 /* FLL2_REFCLK_SRC - [3:0] */ /* * R424 (0x1A8) - FLL2 EFS 1 */ #define WM5100_FLL2_LAMBDA_MASK 0xFFFF /* FLL2_LAMBDA - [15:0] */ #define WM5100_FLL2_LAMBDA_SHIFT 0 /* FLL2_LAMBDA - [15:0] */ #define WM5100_FLL2_LAMBDA_WIDTH 16 /* FLL2_LAMBDA - [15:0] */ /* * R512 (0x200) - Mic Charge Pump 1 */ #define WM5100_CP2_BYPASS 0x0020 /* CP2_BYPASS */ #define WM5100_CP2_BYPASS_MASK 0x0020 /* CP2_BYPASS */ #define WM5100_CP2_BYPASS_SHIFT 5 /* CP2_BYPASS */ #define WM5100_CP2_BYPASS_WIDTH 1 /* CP2_BYPASS */ #define WM5100_CP2_ENA 0x0001 /* CP2_ENA */ #define WM5100_CP2_ENA_MASK 0x0001 /* CP2_ENA */ #define WM5100_CP2_ENA_SHIFT 0 /* CP2_ENA */ #define WM5100_CP2_ENA_WIDTH 1 /* CP2_ENA */ /* * R513 (0x201) - Mic Charge Pump 2 */ #define WM5100_LDO2_VSEL_MASK 0xF800 /* LDO2_VSEL - [15:11] */ #define WM5100_LDO2_VSEL_SHIFT 11 /* LDO2_VSEL - [15:11] */ #define WM5100_LDO2_VSEL_WIDTH 5 /* LDO2_VSEL - [15:11] */ /* * R514 (0x202) - HP Charge Pump 1 */ #define WM5100_CP1_ENA 0x0001 /* CP1_ENA */ #define WM5100_CP1_ENA_MASK 0x0001 /* CP1_ENA */ #define WM5100_CP1_ENA_SHIFT 0 /* CP1_ENA */ #define WM5100_CP1_ENA_WIDTH 1 /* CP1_ENA */ /* * R529 (0x211) - LDO1 Control */ #define WM5100_LDO1_BYPASS 0x0002 /* LDO1_BYPASS */ #define WM5100_LDO1_BYPASS_MASK 0x0002 /* LDO1_BYPASS */ #define WM5100_LDO1_BYPASS_SHIFT 1 /* LDO1_BYPASS */ #define WM5100_LDO1_BYPASS_WIDTH 1 /* LDO1_BYPASS */ /* * R533 (0x215) - Mic Bias Ctrl 1 */ #define WM5100_MICB1_DISCH 0x0040 /* MICB1_DISCH */ #define WM5100_MICB1_DISCH_MASK 0x0040 /* MICB1_DISCH */ #define WM5100_MICB1_DISCH_SHIFT 6 /* MICB1_DISCH */ #define WM5100_MICB1_DISCH_WIDTH 1 /* MICB1_DISCH */ #define WM5100_MICB1_RATE 0x0020 /* MICB1_RATE */ #define WM5100_MICB1_RATE_MASK 0x0020 /* MICB1_RATE */ #define WM5100_MICB1_RATE_SHIFT 5 /* MICB1_RATE */ #define WM5100_MICB1_RATE_WIDTH 1 /* MICB1_RATE */ #define WM5100_MICB1_LVL_MASK 0x001C /* MICB1_LVL - [4:2] */ #define WM5100_MICB1_LVL_SHIFT 2 /* MICB1_LVL - [4:2] */ #define WM5100_MICB1_LVL_WIDTH 3 /* MICB1_LVL - [4:2] */ #define WM5100_MICB1_BYPASS 0x0002 /* MICB1_BYPASS */ #define WM5100_MICB1_BYPASS_MASK 0x0002 /* MICB1_BYPASS */ #define WM5100_MICB1_BYPASS_SHIFT 1 /* MICB1_BYPASS */ #define WM5100_MICB1_BYPASS_WIDTH 1 /* MICB1_BYPASS */ #define WM5100_MICB1_ENA 0x0001 /* MICB1_ENA */ #define WM5100_MICB1_ENA_MASK 0x0001 /* MICB1_ENA */ #define WM5100_MICB1_ENA_SHIFT 0 /* MICB1_ENA */ #define WM5100_MICB1_ENA_WIDTH 1 /* MICB1_ENA */ /* * R534 (0x216) - Mic Bias Ctrl 2 */ #define WM5100_MICB2_DISCH 0x0040 /* MICB2_DISCH */ #define WM5100_MICB2_DISCH_MASK 0x0040 /* MICB2_DISCH */ #define WM5100_MICB2_DISCH_SHIFT 6 /* MICB2_DISCH */ #define WM5100_MICB2_DISCH_WIDTH 1 /* MICB2_DISCH */ #define WM5100_MICB2_RATE 0x0020 /* MICB2_RATE */ #define WM5100_MICB2_RATE_MASK 0x0020 /* MICB2_RATE */ #define WM5100_MICB2_RATE_SHIFT 5 /* MICB2_RATE */ #define WM5100_MICB2_RATE_WIDTH 1 /* MICB2_RATE */ #define WM5100_MICB2_LVL_MASK 0x001C /* MICB2_LVL - [4:2] */ #define WM5100_MICB2_LVL_SHIFT 2 /* MICB2_LVL - [4:2] */ #define WM5100_MICB2_LVL_WIDTH 3 /* MICB2_LVL - [4:2] */ #define WM5100_MICB2_BYPASS 0x0002 /* MICB2_BYPASS */ #define WM5100_MICB2_BYPASS_MASK 0x0002 /* MICB2_BYPASS */ #define WM5100_MICB2_BYPASS_SHIFT 1 /* MICB2_BYPASS */ #define WM5100_MICB2_BYPASS_WIDTH 1 /* MICB2_BYPASS */ #define WM5100_MICB2_ENA 0x0001 /* MICB2_ENA */ #define WM5100_MICB2_ENA_MASK 0x0001 /* MICB2_ENA */ #define WM5100_MICB2_ENA_SHIFT 0 /* MICB2_ENA */ #define WM5100_MICB2_ENA_WIDTH 1 /* MICB2_ENA */ /* * R535 (0x217) - Mic Bias Ctrl 3 */ #define WM5100_MICB3_DISCH 0x0040 /* MICB3_DISCH */ #define WM5100_MICB3_DISCH_MASK 0x0040 /* MICB3_DISCH */ #define WM5100_MICB3_DISCH_SHIFT 6 /* MICB3_DISCH */ #define WM5100_MICB3_DISCH_WIDTH 1 /* MICB3_DISCH */ #define WM5100_MICB3_RATE 0x0020 /* MICB3_RATE */ #define WM5100_MICB3_RATE_MASK 0x0020 /* MICB3_RATE */ #define WM5100_MICB3_RATE_SHIFT 5 /* MICB3_RATE */ #define WM5100_MICB3_RATE_WIDTH 1 /* MICB3_RATE */ #define WM5100_MICB3_LVL_MASK 0x001C /* MICB3_LVL - [4:2] */ #define WM5100_MICB3_LVL_SHIFT 2 /* MICB3_LVL - [4:2] */ #define WM5100_MICB3_LVL_WIDTH 3 /* MICB3_LVL - [4:2] */ #define WM5100_MICB3_BYPASS 0x0002 /* MICB3_BYPASS */ #define WM5100_MICB3_BYPASS_MASK 0x0002 /* MICB3_BYPASS */ #define WM5100_MICB3_BYPASS_SHIFT 1 /* MICB3_BYPASS */ #define WM5100_MICB3_BYPASS_WIDTH 1 /* MICB3_BYPASS */ #define WM5100_MICB3_ENA 0x0001 /* MICB3_ENA */ #define WM5100_MICB3_ENA_MASK 0x0001 /* MICB3_ENA */ #define WM5100_MICB3_ENA_SHIFT 0 /* MICB3_ENA */ #define WM5100_MICB3_ENA_WIDTH 1 /* MICB3_ENA */ /* * R640 (0x280) - Accessory Detect Mode 1 */ #define WM5100_ACCDET_BIAS_SRC_MASK 0xC000 /* ACCDET_BIAS_SRC - [15:14] */ #define WM5100_ACCDET_BIAS_SRC_SHIFT 14 /* ACCDET_BIAS_SRC - [15:14] */ #define WM5100_ACCDET_BIAS_SRC_WIDTH 2 /* ACCDET_BIAS_SRC - [15:14] */ #define WM5100_ACCDET_SRC 0x2000 /* ACCDET_SRC */ #define WM5100_ACCDET_SRC_MASK 0x2000 /* ACCDET_SRC */ #define WM5100_ACCDET_SRC_SHIFT 13 /* ACCDET_SRC */ #define WM5100_ACCDET_SRC_WIDTH 1 /* ACCDET_SRC */ #define WM5100_ACCDET_MODE_MASK 0x0003 /* ACCDET_MODE - [1:0] */ #define WM5100_ACCDET_MODE_SHIFT 0 /* ACCDET_MODE - [1:0] */ #define WM5100_ACCDET_MODE_WIDTH 2 /* ACCDET_MODE - [1:0] */ /* * R648 (0x288) - Headphone Detect 1 */ #define WM5100_HP_HOLDTIME_MASK 0x00E0 /* HP_HOLDTIME - [7:5] */ #define WM5100_HP_HOLDTIME_SHIFT 5 /* HP_HOLDTIME - [7:5] */ #define WM5100_HP_HOLDTIME_WIDTH 3 /* HP_HOLDTIME - [7:5] */ #define WM5100_HP_CLK_DIV_MASK 0x0018 /* HP_CLK_DIV - [4:3] */ #define WM5100_HP_CLK_DIV_SHIFT 3 /* HP_CLK_DIV - [4:3] */ #define WM5100_HP_CLK_DIV_WIDTH 2 /* HP_CLK_DIV - [4:3] */ #define WM5100_HP_STEP_SIZE 0x0002 /* HP_STEP_SIZE */ #define WM5100_HP_STEP_SIZE_MASK 0x0002 /* HP_STEP_SIZE */ #define WM5100_HP_STEP_SIZE_SHIFT 1 /* HP_STEP_SIZE */ #define WM5100_HP_STEP_SIZE_WIDTH 1 /* HP_STEP_SIZE */ #define WM5100_HP_POLL 0x0001 /* HP_POLL */ #define WM5100_HP_POLL_MASK 0x0001 /* HP_POLL */ #define WM5100_HP_POLL_SHIFT 0 /* HP_POLL */ #define WM5100_HP_POLL_WIDTH 1 /* HP_POLL */ /* * R649 (0x289) - Headphone Detect 2 */ #define WM5100_HP_DONE 0x0080 /* HP_DONE */ #define WM5100_HP_DONE_MASK 0x0080 /* HP_DONE */ #define WM5100_HP_DONE_SHIFT 7 /* HP_DONE */ #define WM5100_HP_DONE_WIDTH 1 /* HP_DONE */ #define WM5100_HP_LVL_MASK 0x007F /* HP_LVL - [6:0] */ #define WM5100_HP_LVL_SHIFT 0 /* HP_LVL - [6:0] */ #define WM5100_HP_LVL_WIDTH 7 /* HP_LVL - [6:0] */ /* * R656 (0x290) - Mic Detect 1 */ #define WM5100_ACCDET_BIAS_STARTTIME_MASK 0xF000 /* ACCDET_BIAS_STARTTIME - [15:12] */ #define WM5100_ACCDET_BIAS_STARTTIME_SHIFT 12 /* ACCDET_BIAS_STARTTIME - [15:12] */ #define WM5100_ACCDET_BIAS_STARTTIME_WIDTH 4 /* ACCDET_BIAS_STARTTIME - [15:12] */ #define WM5100_ACCDET_RATE_MASK 0x0F00 /* ACCDET_RATE - [11:8] */ #define WM5100_ACCDET_RATE_SHIFT 8 /* ACCDET_RATE - [11:8] */ #define WM5100_ACCDET_RATE_WIDTH 4 /* ACCDET_RATE - [11:8] */ #define WM5100_ACCDET_DBTIME 0x0002 /* ACCDET_DBTIME */ #define WM5100_ACCDET_DBTIME_MASK 0x0002 /* ACCDET_DBTIME */ #define WM5100_ACCDET_DBTIME_SHIFT 1 /* ACCDET_DBTIME */ #define WM5100_ACCDET_DBTIME_WIDTH 1 /* ACCDET_DBTIME */ #define WM5100_ACCDET_ENA 0x0001 /* ACCDET_ENA */ #define WM5100_ACCDET_ENA_MASK 0x0001 /* ACCDET_ENA */ #define WM5100_ACCDET_ENA_SHIFT 0 /* ACCDET_ENA */ #define WM5100_ACCDET_ENA_WIDTH 1 /* ACCDET_ENA */ /* * R657 (0x291) - Mic Detect 2 */ #define WM5100_ACCDET_LVL_SEL_MASK 0x00FF /* ACCDET_LVL_SEL - [7:0] */ #define WM5100_ACCDET_LVL_SEL_SHIFT 0 /* ACCDET_LVL_SEL - [7:0] */ #define WM5100_ACCDET_LVL_SEL_WIDTH 8 /* ACCDET_LVL_SEL - [7:0] */ /* * R658 (0x292) - Mic Detect 3 */ #define WM5100_ACCDET_LVL_MASK 0x07FC /* ACCDET_LVL - [10:2] */ #define WM5100_ACCDET_LVL_SHIFT 2 /* ACCDET_LVL - [10:2] */ #define WM5100_ACCDET_LVL_WIDTH 9 /* ACCDET_LVL - [10:2] */ #define WM5100_ACCDET_VALID 0x0002 /* ACCDET_VALID */ #define WM5100_ACCDET_VALID_MASK 0x0002 /* ACCDET_VALID */ #define WM5100_ACCDET_VALID_SHIFT 1 /* ACCDET_VALID */ #define WM5100_ACCDET_VALID_WIDTH 1 /* ACCDET_VALID */ #define WM5100_ACCDET_STS 0x0001 /* ACCDET_STS */ #define WM5100_ACCDET_STS_MASK 0x0001 /* ACCDET_STS */ #define WM5100_ACCDET_STS_SHIFT 0 /* ACCDET_STS */ #define WM5100_ACCDET_STS_WIDTH 1 /* ACCDET_STS */ /* * R699 (0x2BB) - Misc Control */ #define WM5100_HPCOM_SRC 0x200 /* HPCOM_SRC */ #define WM5100_HPCOM_SRC_SHIFT 9 /* HPCOM_SRC */ /* * R769 (0x301) - Input Enables */ #define WM5100_IN4L_ENA 0x0080 /* IN4L_ENA */ #define WM5100_IN4L_ENA_MASK 0x0080 /* IN4L_ENA */ #define WM5100_IN4L_ENA_SHIFT 7 /* IN4L_ENA */ #define WM5100_IN4L_ENA_WIDTH 1 /* IN4L_ENA */ #define WM5100_IN4R_ENA 0x0040 /* IN4R_ENA */ #define WM5100_IN4R_ENA_MASK 0x0040 /* IN4R_ENA */ #define WM5100_IN4R_ENA_SHIFT 6 /* IN4R_ENA */ #define WM5100_IN4R_ENA_WIDTH 1 /* IN4R_ENA */ #define WM5100_IN3L_ENA 0x0020 /* IN3L_ENA */ #define WM5100_IN3L_ENA_MASK 0x0020 /* IN3L_ENA */ #define WM5100_IN3L_ENA_SHIFT 5 /* IN3L_ENA */ #define WM5100_IN3L_ENA_WIDTH 1 /* IN3L_ENA */ #define WM5100_IN3R_ENA 0x0010 /* IN3R_ENA */ #define WM5100_IN3R_ENA_MASK 0x0010 /* IN3R_ENA */ #define WM5100_IN3R_ENA_SHIFT 4 /* IN3R_ENA */ #define WM5100_IN3R_ENA_WIDTH 1 /* IN3R_ENA */ #define WM5100_IN2L_ENA 0x0008 /* IN2L_ENA */ #define WM5100_IN2L_ENA_MASK 0x0008 /* IN2L_ENA */ #define WM5100_IN2L_ENA_SHIFT 3 /* IN2L_ENA */ #define WM5100_IN2L_ENA_WIDTH 1 /* IN2L_ENA */ #define WM5100_IN2R_ENA 0x0004 /* IN2R_ENA */ #define WM5100_IN2R_ENA_MASK 0x0004 /* IN2R_ENA */ #define WM5100_IN2R_ENA_SHIFT 2 /* IN2R_ENA */ #define WM5100_IN2R_ENA_WIDTH 1 /* IN2R_ENA */ #define WM5100_IN1L_ENA 0x0002 /* IN1L_ENA */ #define WM5100_IN1L_ENA_MASK 0x0002 /* IN1L_ENA */ #define WM5100_IN1L_ENA_SHIFT 1 /* IN1L_ENA */ #define WM5100_IN1L_ENA_WIDTH 1 /* IN1L_ENA */ #define WM5100_IN1R_ENA 0x0001 /* IN1R_ENA */ #define WM5100_IN1R_ENA_MASK 0x0001 /* IN1R_ENA */ #define WM5100_IN1R_ENA_SHIFT 0 /* IN1R_ENA */ #define WM5100_IN1R_ENA_WIDTH 1 /* IN1R_ENA */ /* * R770 (0x302) - Input Enables Status */ #define WM5100_IN4L_ENA_STS 0x0080 /* IN4L_ENA_STS */ #define WM5100_IN4L_ENA_STS_MASK 0x0080 /* IN4L_ENA_STS */ #define WM5100_IN4L_ENA_STS_SHIFT 7 /* IN4L_ENA_STS */ #define WM5100_IN4L_ENA_STS_WIDTH 1 /* IN4L_ENA_STS */ #define WM5100_IN4R_ENA_STS 0x0040 /* IN4R_ENA_STS */ #define WM5100_IN4R_ENA_STS_MASK 0x0040 /* IN4R_ENA_STS */ #define WM5100_IN4R_ENA_STS_SHIFT 6 /* IN4R_ENA_STS */ #define WM5100_IN4R_ENA_STS_WIDTH 1 /* IN4R_ENA_STS */ #define WM5100_IN3L_ENA_STS 0x0020 /* IN3L_ENA_STS */ #define WM5100_IN3L_ENA_STS_MASK 0x0020 /* IN3L_ENA_STS */ #define WM5100_IN3L_ENA_STS_SHIFT 5 /* IN3L_ENA_STS */ #define WM5100_IN3L_ENA_STS_WIDTH 1 /* IN3L_ENA_STS */ #define WM5100_IN3R_ENA_STS 0x0010 /* IN3R_ENA_STS */ #define WM5100_IN3R_ENA_STS_MASK 0x0010 /* IN3R_ENA_STS */ #define WM5100_IN3R_ENA_STS_SHIFT 4 /* IN3R_ENA_STS */ #define WM5100_IN3R_ENA_STS_WIDTH 1 /* IN3R_ENA_STS */ #define WM5100_IN2L_ENA_STS 0x0008 /* IN2L_ENA_STS */ #define WM5100_IN2L_ENA_STS_MASK 0x0008 /* IN2L_ENA_STS */ #define WM5100_IN2L_ENA_STS_SHIFT 3 /* IN2L_ENA_STS */ #define WM5100_IN2L_ENA_STS_WIDTH 1 /* IN2L_ENA_STS */ #define WM5100_IN2R_ENA_STS 0x0004 /* IN2R_ENA_STS */ #define WM5100_IN2R_ENA_STS_MASK 0x0004 /* IN2R_ENA_STS */ #define WM5100_IN2R_ENA_STS_SHIFT 2 /* IN2R_ENA_STS */ #define WM5100_IN2R_ENA_STS_WIDTH 1 /* IN2R_ENA_STS */ #define WM5100_IN1L_ENA_STS 0x0002 /* IN1L_ENA_STS */ #define WM5100_IN1L_ENA_STS_MASK 0x0002 /* IN1L_ENA_STS */ #define WM5100_IN1L_ENA_STS_SHIFT 1 /* IN1L_ENA_STS */ #define WM5100_IN1L_ENA_STS_WIDTH 1 /* IN1L_ENA_STS */ #define WM5100_IN1R_ENA_STS 0x0001 /* IN1R_ENA_STS */ #define WM5100_IN1R_ENA_STS_MASK 0x0001 /* IN1R_ENA_STS */ #define WM5100_IN1R_ENA_STS_SHIFT 0 /* IN1R_ENA_STS */ #define WM5100_IN1R_ENA_STS_WIDTH 1 /* IN1R_ENA_STS */ /* * R784 (0x310) - IN1L Control */ #define WM5100_IN_RATE_MASK 0xC000 /* IN_RATE - [15:14] */ #define WM5100_IN_RATE_SHIFT 14 /* IN_RATE - [15:14] */ #define WM5100_IN_RATE_WIDTH 2 /* IN_RATE - [15:14] */ #define WM5100_IN1_OSR 0x2000 /* IN1_OSR */ #define WM5100_IN1_OSR_MASK 0x2000 /* IN1_OSR */ #define WM5100_IN1_OSR_SHIFT 13 /* IN1_OSR */ #define WM5100_IN1_OSR_WIDTH 1 /* IN1_OSR */ #define WM5100_IN1_DMIC_SUP_MASK 0x1800 /* IN1_DMIC_SUP - [12:11] */ #define WM5100_IN1_DMIC_SUP_SHIFT 11 /* IN1_DMIC_SUP - [12:11] */ #define WM5100_IN1_DMIC_SUP_WIDTH 2 /* IN1_DMIC_SUP - [12:11] */ #define WM5100_IN1_MODE_MASK 0x0600 /* IN1_MODE - [10:9] */ #define WM5100_IN1_MODE_SHIFT 9 /* IN1_MODE - [10:9] */ #define WM5100_IN1_MODE_WIDTH 2 /* IN1_MODE - [10:9] */ #define WM5100_IN1L_PGA_VOL_MASK 0x00FE /* IN1L_PGA_VOL - [7:1] */ #define WM5100_IN1L_PGA_VOL_SHIFT 1 /* IN1L_PGA_VOL - [7:1] */ #define WM5100_IN1L_PGA_VOL_WIDTH 7 /* IN1L_PGA_VOL - [7:1] */ /* * R785 (0x311) - IN1R Control */ #define WM5100_IN1R_PGA_VOL_MASK 0x00FE /* IN1R_PGA_VOL - [7:1] */ #define WM5100_IN1R_PGA_VOL_SHIFT 1 /* IN1R_PGA_VOL - [7:1] */ #define WM5100_IN1R_PGA_VOL_WIDTH 7 /* IN1R_PGA_VOL - [7:1] */ /* * R786 (0x312) - IN2L Control */ #define WM5100_IN2_OSR 0x2000 /* IN2_OSR */ #define WM5100_IN2_OSR_MASK 0x2000 /* IN2_OSR */ #define WM5100_IN2_OSR_SHIFT 13 /* IN2_OSR */ #define WM5100_IN2_OSR_WIDTH 1 /* IN2_OSR */ #define WM5100_IN2_DMIC_SUP_MASK 0x1800 /* IN2_DMIC_SUP - [12:11] */ #define WM5100_IN2_DMIC_SUP_SHIFT 11 /* IN2_DMIC_SUP - [12:11] */ #define WM5100_IN2_DMIC_SUP_WIDTH 2 /* IN2_DMIC_SUP - [12:11] */ #define WM5100_IN2_MODE_MASK 0x0600 /* IN2_MODE - [10:9] */ #define WM5100_IN2_MODE_SHIFT 9 /* IN2_MODE - [10:9] */ #define WM5100_IN2_MODE_WIDTH 2 /* IN2_MODE - [10:9] */ #define WM5100_IN2L_PGA_VOL_MASK 0x00FE /* IN2L_PGA_VOL - [7:1] */ #define WM5100_IN2L_PGA_VOL_SHIFT 1 /* IN2L_PGA_VOL - [7:1] */ #define WM5100_IN2L_PGA_VOL_WIDTH 7 /* IN2L_PGA_VOL - [7:1] */ /* * R787 (0x313) - IN2R Control */ #define WM5100_IN2R_PGA_VOL_MASK 0x00FE /* IN2R_PGA_VOL - [7:1] */ #define WM5100_IN2R_PGA_VOL_SHIFT 1 /* IN2R_PGA_VOL - [7:1] */ #define WM5100_IN2R_PGA_VOL_WIDTH 7 /* IN2R_PGA_VOL - [7:1] */ /* * R788 (0x314) - IN3L Control */ #define WM5100_IN3_OSR 0x2000 /* IN3_OSR */ #define WM5100_IN3_OSR_MASK 0x2000 /* IN3_OSR */ #define WM5100_IN3_OSR_SHIFT 13 /* IN3_OSR */ #define WM5100_IN3_OSR_WIDTH 1 /* IN3_OSR */ #define WM5100_IN3_DMIC_SUP_MASK 0x1800 /* IN3_DMIC_SUP - [12:11] */ #define WM5100_IN3_DMIC_SUP_SHIFT 11 /* IN3_DMIC_SUP - [12:11] */ #define WM5100_IN3_DMIC_SUP_WIDTH 2 /* IN3_DMIC_SUP - [12:11] */ #define WM5100_IN3_MODE_MASK 0x0600 /* IN3_MODE - [10:9] */ #define WM5100_IN3_MODE_SHIFT 9 /* IN3_MODE - [10:9] */ #define WM5100_IN3_MODE_WIDTH 2 /* IN3_MODE - [10:9] */ #define WM5100_IN3L_PGA_VOL_MASK 0x00FE /* IN3L_PGA_VOL - [7:1] */ #define WM5100_IN3L_PGA_VOL_SHIFT 1 /* IN3L_PGA_VOL - [7:1] */ #define WM5100_IN3L_PGA_VOL_WIDTH 7 /* IN3L_PGA_VOL - [7:1] */ /* * R789 (0x315) - IN3R Control */ #define WM5100_IN3R_PGA_VOL_MASK 0x00FE /* IN3R_PGA_VOL - [7:1] */ #define WM5100_IN3R_PGA_VOL_SHIFT 1 /* IN3R_PGA_VOL - [7:1] */ #define WM5100_IN3R_PGA_VOL_WIDTH 7 /* IN3R_PGA_VOL - [7:1] */ /* * R790 (0x316) - IN4L Control */ #define WM5100_IN4_OSR 0x2000 /* IN4_OSR */ #define WM5100_IN4_OSR_MASK 0x2000 /* IN4_OSR */ #define WM5100_IN4_OSR_SHIFT 13 /* IN4_OSR */ #define WM5100_IN4_OSR_WIDTH 1 /* IN4_OSR */ #define WM5100_IN4_DMIC_SUP_MASK 0x1800 /* IN4_DMIC_SUP - [12:11] */ #define WM5100_IN4_DMIC_SUP_SHIFT 11 /* IN4_DMIC_SUP - [12:11] */ #define WM5100_IN4_DMIC_SUP_WIDTH 2 /* IN4_DMIC_SUP - [12:11] */ #define WM5100_IN4_MODE_MASK 0x0600 /* IN4_MODE - [10:9] */ #define WM5100_IN4_MODE_SHIFT 9 /* IN4_MODE - [10:9] */ #define WM5100_IN4_MODE_WIDTH 2 /* IN4_MODE - [10:9] */ #define WM5100_IN4L_PGA_VOL_MASK 0x00FE /* IN4L_PGA_VOL - [7:1] */ #define WM5100_IN4L_PGA_VOL_SHIFT 1 /* IN4L_PGA_VOL - [7:1] */ #define WM5100_IN4L_PGA_VOL_WIDTH 7 /* IN4L_PGA_VOL - [7:1] */ /* * R791 (0x317) - IN4R Control */ #define WM5100_IN4R_PGA_VOL_MASK 0x00FE /* IN4R_PGA_VOL - [7:1] */ #define WM5100_IN4R_PGA_VOL_SHIFT 1 /* IN4R_PGA_VOL - [7:1] */ #define WM5100_IN4R_PGA_VOL_WIDTH 7 /* IN4R_PGA_VOL - [7:1] */ /* * R792 (0x318) - RXANC_SRC */ #define WM5100_IN_RXANC_SEL_MASK 0x0007 /* IN_RXANC_SEL - [2:0] */ #define WM5100_IN_RXANC_SEL_SHIFT 0 /* IN_RXANC_SEL - [2:0] */ #define WM5100_IN_RXANC_SEL_WIDTH 3 /* IN_RXANC_SEL - [2:0] */ /* * R793 (0x319) - Input Volume Ramp */ #define WM5100_IN_VD_RAMP_MASK 0x0070 /* IN_VD_RAMP - [6:4] */ #define WM5100_IN_VD_RAMP_SHIFT 4 /* IN_VD_RAMP - [6:4] */ #define WM5100_IN_VD_RAMP_WIDTH 3 /* IN_VD_RAMP - [6:4] */ #define WM5100_IN_VI_RAMP_MASK 0x0007 /* IN_VI_RAMP - [2:0] */ #define WM5100_IN_VI_RAMP_SHIFT 0 /* IN_VI_RAMP - [2:0] */ #define WM5100_IN_VI_RAMP_WIDTH 3 /* IN_VI_RAMP - [2:0] */ /* * R800 (0x320) - ADC Digital Volume 1L */ #define WM5100_IN_VU 0x0200 /* IN_VU */ #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */ #define WM5100_IN_VU_SHIFT 9 /* IN_VU */ #define WM5100_IN_VU_WIDTH 1 /* IN_VU */ #define WM5100_IN1L_MUTE 0x0100 /* IN1L_MUTE */ #define WM5100_IN1L_MUTE_MASK 0x0100 /* IN1L_MUTE */ #define WM5100_IN1L_MUTE_SHIFT 8 /* IN1L_MUTE */ #define WM5100_IN1L_MUTE_WIDTH 1 /* IN1L_MUTE */ #define WM5100_IN1L_VOL_MASK 0x00FF /* IN1L_VOL - [7:0] */ #define WM5100_IN1L_VOL_SHIFT 0 /* IN1L_VOL - [7:0] */ #define WM5100_IN1L_VOL_WIDTH 8 /* IN1L_VOL - [7:0] */ /* * R801 (0x321) - ADC Digital Volume 1R */ #define WM5100_IN_VU 0x0200 /* IN_VU */ #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */ #define WM5100_IN_VU_SHIFT 9 /* IN_VU */ #define WM5100_IN_VU_WIDTH 1 /* IN_VU */ #define WM5100_IN1R_MUTE 0x0100 /* IN1R_MUTE */ #define WM5100_IN1R_MUTE_MASK 0x0100 /* IN1R_MUTE */ #define WM5100_IN1R_MUTE_SHIFT 8 /* IN1R_MUTE */ #define WM5100_IN1R_MUTE_WIDTH 1 /* IN1R_MUTE */ #define WM5100_IN1R_VOL_MASK 0x00FF /* IN1R_VOL - [7:0] */ #define WM5100_IN1R_VOL_SHIFT 0 /* IN1R_VOL - [7:0] */ #define WM5100_IN1R_VOL_WIDTH 8 /* IN1R_VOL - [7:0] */ /* * R802 (0x322) - ADC Digital Volume 2L */ #define WM5100_IN_VU 0x0200 /* IN_VU */ #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */ #define WM5100_IN_VU_SHIFT 9 /* IN_VU */ #define WM5100_IN_VU_WIDTH 1 /* IN_VU */ #define WM5100_IN2L_MUTE 0x0100 /* IN2L_MUTE */ #define WM5100_IN2L_MUTE_MASK 0x0100 /* IN2L_MUTE */ #define WM5100_IN2L_MUTE_SHIFT 8 /* IN2L_MUTE */ #define WM5100_IN2L_MUTE_WIDTH 1 /* IN2L_MUTE */ #define WM5100_IN2L_VOL_MASK 0x00FF /* IN2L_VOL - [7:0] */ #define WM5100_IN2L_VOL_SHIFT 0 /* IN2L_VOL - [7:0] */ #define WM5100_IN2L_VOL_WIDTH 8 /* IN2L_VOL - [7:0] */ /* * R803 (0x323) - ADC Digital Volume 2R */ #define WM5100_IN_VU 0x0200 /* IN_VU */ #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */ #define WM5100_IN_VU_SHIFT 9 /* IN_VU */ #define WM5100_IN_VU_WIDTH 1 /* IN_VU */ #define WM5100_IN2R_MUTE 0x0100 /* IN2R_MUTE */ #define WM5100_IN2R_MUTE_MASK 0x0100 /* IN2R_MUTE */ #define WM5100_IN2R_MUTE_SHIFT 8 /* IN2R_MUTE */ #define WM5100_IN2R_MUTE_WIDTH 1 /* IN2R_MUTE */ #define WM5100_IN2R_VOL_MASK 0x00FF /* IN2R_VOL - [7:0] */ #define WM5100_IN2R_VOL_SHIFT 0 /* IN2R_VOL - [7:0] */ #define WM5100_IN2R_VOL_WIDTH 8 /* IN2R_VOL - [7:0] */ /* * R804 (0x324) - ADC Digital Volume 3L */ #define WM5100_IN_VU 0x0200 /* IN_VU */ #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */ #define WM5100_IN_VU_SHIFT 9 /* IN_VU */ #define WM5100_IN_VU_WIDTH 1 /* IN_VU */ #define WM5100_IN3L_MUTE 0x0100 /* IN3L_MUTE */ #define WM5100_IN3L_MUTE_MASK 0x0100 /* IN3L_MUTE */ #define WM5100_IN3L_MUTE_SHIFT 8 /* IN3L_MUTE */ #define WM5100_IN3L_MUTE_WIDTH 1 /* IN3L_MUTE */ #define WM5100_IN3L_VOL_MASK 0x00FF /* IN3L_VOL - [7:0] */ #define WM5100_IN3L_VOL_SHIFT 0 /* IN3L_VOL - [7:0] */ #define WM5100_IN3L_VOL_WIDTH 8 /* IN3L_VOL - [7:0] */ /* * R805 (0x325) - ADC Digital Volume 3R */ #define WM5100_IN_VU 0x0200 /* IN_VU */ #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */ #define WM5100_IN_VU_SHIFT 9 /* IN_VU */ #define WM5100_IN_VU_WIDTH 1 /* IN_VU */ #define WM5100_IN3R_MUTE 0x0100 /* IN3R_MUTE */ #define WM5100_IN3R_MUTE_MASK 0x0100 /* IN3R_MUTE */ #define WM5100_IN3R_MUTE_SHIFT 8 /* IN3R_MUTE */ #define WM5100_IN3R_MUTE_WIDTH 1 /* IN3R_MUTE */ #define WM5100_IN3R_VOL_MASK 0x00FF /* IN3R_VOL - [7:0] */ #define WM5100_IN3R_VOL_SHIFT 0 /* IN3R_VOL - [7:0] */ #define WM5100_IN3R_VOL_WIDTH 8 /* IN3R_VOL - [7:0] */ /* * R806 (0x326) - ADC Digital Volume 4L */ #define WM5100_IN_VU 0x0200 /* IN_VU */ #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */ #define WM5100_IN_VU_SHIFT 9 /* IN_VU */ #define WM5100_IN_VU_WIDTH 1 /* IN_VU */ #define WM5100_IN4L_MUTE 0x0100 /* IN4L_MUTE */ #define WM5100_IN4L_MUTE_MASK 0x0100 /* IN4L_MUTE */ #define WM5100_IN4L_MUTE_SHIFT 8 /* IN4L_MUTE */ #define WM5100_IN4L_MUTE_WIDTH 1 /* IN4L_MUTE */ #define WM5100_IN4L_VOL_MASK 0x00FF /* IN4L_VOL - [7:0] */ #define WM5100_IN4L_VOL_SHIFT 0 /* IN4L_VOL - [7:0] */ #define WM5100_IN4L_VOL_WIDTH 8 /* IN4L_VOL - [7:0] */ /* * R807 (0x327) - ADC Digital Volume 4R */ #define WM5100_IN_VU 0x0200 /* IN_VU */ #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */ #define WM5100_IN_VU_SHIFT 9 /* IN_VU */ #define WM5100_IN_VU_WIDTH 1 /* IN_VU */ #define WM5100_IN4R_MUTE 0x0100 /* IN4R_MUTE */ #define WM5100_IN4R_MUTE_MASK 0x0100 /* IN4R_MUTE */ #define WM5100_IN4R_MUTE_SHIFT 8 /* IN4R_MUTE */ #define WM5100_IN4R_MUTE_WIDTH 1 /* IN4R_MUTE */ #define WM5100_IN4R_VOL_MASK 0x00FF /* IN4R_VOL - [7:0] */ #define WM5100_IN4R_VOL_SHIFT 0 /* IN4R_VOL - [7:0] */ #define WM5100_IN4R_VOL_WIDTH 8 /* IN4R_VOL - [7:0] */ /* * R1025 (0x401) - Output Enables 2 */ #define WM5100_OUT6L_ENA 0x0800 /* OUT6L_ENA */ #define WM5100_OUT6L_ENA_MASK 0x0800 /* OUT6L_ENA */ #define WM5100_OUT6L_ENA_SHIFT 11 /* OUT6L_ENA */ #define WM5100_OUT6L_ENA_WIDTH 1 /* OUT6L_ENA */ #define WM5100_OUT6R_ENA 0x0400 /* OUT6R_ENA */ #define WM5100_OUT6R_ENA_MASK 0x0400 /* OUT6R_ENA */ #define WM5100_OUT6R_ENA_SHIFT 10 /* OUT6R_ENA */ #define WM5100_OUT6R_ENA_WIDTH 1 /* OUT6R_ENA */ #define WM5100_OUT5L_ENA 0x0200 /* OUT5L_ENA */ #define WM5100_OUT5L_ENA_MASK 0x0200 /* OUT5L_ENA */ #define WM5100_OUT5L_ENA_SHIFT 9 /* OUT5L_ENA */ #define WM5100_OUT5L_ENA_WIDTH 1 /* OUT5L_ENA */ #define WM5100_OUT5R_ENA 0x0100 /* OUT5R_ENA */ #define WM5100_OUT5R_ENA_MASK 0x0100 /* OUT5R_ENA */ #define WM5100_OUT5R_ENA_SHIFT 8 /* OUT5R_ENA */ #define WM5100_OUT5R_ENA_WIDTH 1 /* OUT5R_ENA */ #define WM5100_OUT4L_ENA 0x0080 /* OUT4L_ENA */ #define WM5100_OUT4L_ENA_MASK 0x0080 /* OUT4L_ENA */ #define WM5100_OUT4L_ENA_SHIFT 7 /* OUT4L_ENA */ #define WM5100_OUT4L_ENA_WIDTH 1 /* OUT4L_ENA */ #define WM5100_OUT4R_ENA 0x0040 /* OUT4R_ENA */ #define WM5100_OUT4R_ENA_MASK 0x0040 /* OUT4R_ENA */ #define WM5100_OUT4R_ENA_SHIFT 6 /* OUT4R_ENA */ #define WM5100_OUT4R_ENA_WIDTH 1 /* OUT4R_ENA */ /* * R1026 (0x402) - Output Status 1 */ #define WM5100_OUT3L_ENA_STS 0x0020 /* OUT3L_ENA_STS */ #define WM5100_OUT3L_ENA_STS_MASK 0x0020 /* OUT3L_ENA_STS */ #define WM5100_OUT3L_ENA_STS_SHIFT 5 /* OUT3L_ENA_STS */ #define WM5100_OUT3L_ENA_STS_WIDTH 1 /* OUT3L_ENA_STS */ #define WM5100_OUT3R_ENA_STS 0x0010 /* OUT3R_ENA_STS */ #define WM5100_OUT3R_ENA_STS_MASK 0x0010 /* OUT3R_ENA_STS */ #define WM5100_OUT3R_ENA_STS_SHIFT 4 /* OUT3R_ENA_STS */ #define WM5100_OUT3R_ENA_STS_WIDTH 1 /* OUT3R_ENA_STS */ #define WM5100_OUT2L_ENA_STS 0x0008 /* OUT2L_ENA_STS */ #define WM5100_OUT2L_ENA_STS_MASK 0x0008 /* OUT2L_ENA_STS */ #define WM5100_OUT2L_ENA_STS_SHIFT 3 /* OUT2L_ENA_STS */ #define WM5100_OUT2L_ENA_STS_WIDTH 1 /* OUT2L_ENA_STS */ #define WM5100_OUT2R_ENA_STS 0x0004 /* OUT2R_ENA_STS */ #define WM5100_OUT2R_ENA_STS_MASK 0x0004 /* OUT2R_ENA_STS */ #define WM5100_OUT2R_ENA_STS_SHIFT 2 /* OUT2R_ENA_STS */ #define WM5100_OUT2R_ENA_STS_WIDTH 1 /* OUT2R_ENA_STS */ #define WM5100_OUT1L_ENA_STS 0x0002 /* OUT1L_ENA_STS */ #define WM5100_OUT1L_ENA_STS_MASK 0x0002 /* OUT1L_ENA_STS */ #define WM5100_OUT1L_ENA_STS_SHIFT 1 /* OUT1L_ENA_STS */ #define WM5100_OUT1L_ENA_STS_WIDTH 1 /* OUT1L_ENA_STS */ #define WM5100_OUT1R_ENA_STS 0x0001 /* OUT1R_ENA_STS */ #define WM5100_OUT1R_ENA_STS_MASK 0x0001 /* OUT1R_ENA_STS */ #define WM5100_OUT1R_ENA_STS_SHIFT 0 /* OUT1R_ENA_STS */ #define WM5100_OUT1R_ENA_STS_WIDTH 1 /* OUT1R_ENA_STS */ /* * R1027 (0x403) - Output Status 2 */ #define WM5100_OUT6L_ENA_STS 0x0800 /* OUT6L_ENA_STS */ #define WM5100_OUT6L_ENA_STS_MASK 0x0800 /* OUT6L_ENA_STS */ #define WM5100_OUT6L_ENA_STS_SHIFT 11 /* OUT6L_ENA_STS */ #define WM5100_OUT6L_ENA_STS_WIDTH 1 /* OUT6L_ENA_STS */ #define WM5100_OUT6R_ENA_STS 0x0400 /* OUT6R_ENA_STS */ #define WM5100_OUT6R_ENA_STS_MASK 0x0400 /* OUT6R_ENA_STS */ #define WM5100_OUT6R_ENA_STS_SHIFT 10 /* OUT6R_ENA_STS */ #define WM5100_OUT6R_ENA_STS_WIDTH 1 /* OUT6R_ENA_STS */ #define WM5100_OUT5L_ENA_STS 0x0200 /* OUT5L_ENA_STS */ #define WM5100_OUT5L_ENA_STS_MASK 0x0200 /* OUT5L_ENA_STS */ #define WM5100_OUT5L_ENA_STS_SHIFT 9 /* OUT5L_ENA_STS */ #define WM5100_OUT5L_ENA_STS_WIDTH 1 /* OUT5L_ENA_STS */ #define WM5100_OUT5R_ENA_STS 0x0100 /* OUT5R_ENA_STS */ #define WM5100_OUT5R_ENA_STS_MASK 0x0100 /* OUT5R_ENA_STS */ #define WM5100_OUT5R_ENA_STS_SHIFT 8 /* OUT5R_ENA_STS */ #define WM5100_OUT5R_ENA_STS_WIDTH 1 /* OUT5R_ENA_STS */ #define WM5100_OUT4L_ENA_STS 0x0080 /* OUT4L_ENA_STS */ #define WM5100_OUT4L_ENA_STS_MASK 0x0080 /* OUT4L_ENA_STS */ #define WM5100_OUT4L_ENA_STS_SHIFT 7 /* OUT4L_ENA_STS */ #define WM5100_OUT4L_ENA_STS_WIDTH 1 /* OUT4L_ENA_STS */ #define WM5100_OUT4R_ENA_STS 0x0040 /* OUT4R_ENA_STS */ #define WM5100_OUT4R_ENA_STS_MASK 0x0040 /* OUT4R_ENA_STS */ #define WM5100_OUT4R_ENA_STS_SHIFT 6 /* OUT4R_ENA_STS */ #define WM5100_OUT4R_ENA_STS_WIDTH 1 /* OUT4R_ENA_STS */ /* * R1032 (0x408) - Channel Enables 1 */ #define WM5100_HP3L_ENA 0x0020 /* HP3L_ENA */ #define WM5100_HP3L_ENA_MASK 0x0020 /* HP3L_ENA */ #define WM5100_HP3L_ENA_SHIFT 5 /* HP3L_ENA */ #define WM5100_HP3L_ENA_WIDTH 1 /* HP3L_ENA */ #define WM5100_HP3R_ENA 0x0010 /* HP3R_ENA */ #define WM5100_HP3R_ENA_MASK 0x0010 /* HP3R_ENA */ #define WM5100_HP3R_ENA_SHIFT 4 /* HP3R_ENA */ #define WM5100_HP3R_ENA_WIDTH 1 /* HP3R_ENA */ #define WM5100_HP2L_ENA 0x0008 /* HP2L_ENA */ #define WM5100_HP2L_ENA_MASK 0x0008 /* HP2L_ENA */ #define WM5100_HP2L_ENA_SHIFT 3 /* HP2L_ENA */ #define WM5100_HP2L_ENA_WIDTH 1 /* HP2L_ENA */ #define WM5100_HP2R_ENA 0x0004 /* HP2R_ENA */ #define WM5100_HP2R_ENA_MASK 0x0004 /* HP2R_ENA */ #define WM5100_HP2R_ENA_SHIFT 2 /* HP2R_ENA */ #define WM5100_HP2R_ENA_WIDTH 1 /* HP2R_ENA */ #define WM5100_HP1L_ENA 0x0002 /* HP1L_ENA */ #define WM5100_HP1L_ENA_MASK 0x0002 /* HP1L_ENA */ #define WM5100_HP1L_ENA_SHIFT 1 /* HP1L_ENA */ #define WM5100_HP1L_ENA_WIDTH 1 /* HP1L_ENA */ #define WM5100_HP1R_ENA 0x0001 /* HP1R_ENA */ #define WM5100_HP1R_ENA_MASK 0x0001 /* HP1R_ENA */ #define WM5100_HP1R_ENA_SHIFT 0 /* HP1R_ENA */ #define WM5100_HP1R_ENA_WIDTH 1 /* HP1R_ENA */ /* * R1040 (0x410) - Out Volume 1L */ #define WM5100_OUT_RATE_MASK 0xC000 /* OUT_RATE - [15:14] */ #define WM5100_OUT_RATE_SHIFT 14 /* OUT_RATE - [15:14] */ #define WM5100_OUT_RATE_WIDTH 2 /* OUT_RATE - [15:14] */ #define WM5100_OUT1_OSR 0x2000 /* OUT1_OSR */ #define WM5100_OUT1_OSR_MASK 0x2000 /* OUT1_OSR */ #define WM5100_OUT1_OSR_SHIFT 13 /* OUT1_OSR */ #define WM5100_OUT1_OSR_WIDTH 1 /* OUT1_OSR */ #define WM5100_OUT1_MONO 0x1000 /* OUT1_MONO */ #define WM5100_OUT1_MONO_MASK 0x1000 /* OUT1_MONO */ #define WM5100_OUT1_MONO_SHIFT 12 /* OUT1_MONO */ #define WM5100_OUT1_MONO_WIDTH 1 /* OUT1_MONO */ #define WM5100_OUT1L_ANC_SRC 0x0800 /* OUT1L_ANC_SRC */ #define WM5100_OUT1L_ANC_SRC_MASK 0x0800 /* OUT1L_ANC_SRC */ #define WM5100_OUT1L_ANC_SRC_SHIFT 11 /* OUT1L_ANC_SRC */ #define WM5100_OUT1L_ANC_SRC_WIDTH 1 /* OUT1L_ANC_SRC */ #define WM5100_OUT1L_PGA_VOL_MASK 0x00FE /* OUT1L_PGA_VOL - [7:1] */ #define WM5100_OUT1L_PGA_VOL_SHIFT 1 /* OUT1L_PGA_VOL - [7:1] */ #define WM5100_OUT1L_PGA_VOL_WIDTH 7 /* OUT1L_PGA_VOL - [7:1] */ /* * R1041 (0x411) - Out Volume 1R */ #define WM5100_OUT1R_ANC_SRC 0x0800 /* OUT1R_ANC_SRC */ #define WM5100_OUT1R_ANC_SRC_MASK 0x0800 /* OUT1R_ANC_SRC */ #define WM5100_OUT1R_ANC_SRC_SHIFT 11 /* OUT1R_ANC_SRC */ #define WM5100_OUT1R_ANC_SRC_WIDTH 1 /* OUT1R_ANC_SRC */ #define WM5100_OUT1R_PGA_VOL_MASK 0x00FE /* OUT1R_PGA_VOL - [7:1] */ #define WM5100_OUT1R_PGA_VOL_SHIFT 1 /* OUT1R_PGA_VOL - [7:1] */ #define WM5100_OUT1R_PGA_VOL_WIDTH 7 /* OUT1R_PGA_VOL - [7:1] */ /* * R1042 (0x412) - DAC Volume Limit 1L */ #define WM5100_OUT1L_VOL_LIM_MASK 0x00FF /* OUT1L_VOL_LIM - [7:0] */ #define WM5100_OUT1L_VOL_LIM_SHIFT 0 /* OUT1L_VOL_LIM - [7:0] */ #define WM5100_OUT1L_VOL_LIM_WIDTH 8 /* OUT1L_VOL_LIM - [7:0] */ /* * R1043 (0x413) - DAC Volume Limit 1R */ #define WM5100_OUT1R_VOL_LIM_MASK 0x00FF /* OUT1R_VOL_LIM - [7:0] */ #define WM5100_OUT1R_VOL_LIM_SHIFT 0 /* OUT1R_VOL_LIM - [7:0] */ #define WM5100_OUT1R_VOL_LIM_WIDTH 8 /* OUT1R_VOL_LIM - [7:0] */ /* * R1044 (0x414) - Out Volume 2L */ #define WM5100_OUT2_OSR 0x2000 /* OUT2_OSR */ #define WM5100_OUT2_OSR_MASK 0x2000 /* OUT2_OSR */ #define WM5100_OUT2_OSR_SHIFT 13 /* OUT2_OSR */ #define WM5100_OUT2_OSR_WIDTH 1 /* OUT2_OSR */ #define WM5100_OUT2_MONO 0x1000 /* OUT2_MONO */ #define WM5100_OUT2_MONO_MASK 0x1000 /* OUT2_MONO */ #define WM5100_OUT2_MONO_SHIFT 12 /* OUT2_MONO */ #define WM5100_OUT2_MONO_WIDTH 1 /* OUT2_MONO */ #define WM5100_OUT2L_ANC_SRC 0x0800 /* OUT2L_ANC_SRC */ #define WM5100_OUT2L_ANC_SRC_MASK 0x0800 /* OUT2L_ANC_SRC */ #define WM5100_OUT2L_ANC_SRC_SHIFT 11 /* OUT2L_ANC_SRC */ #define WM5100_OUT2L_ANC_SRC_WIDTH 1 /* OUT2L_ANC_SRC */ #define WM5100_OUT2L_PGA_VOL_MASK 0x00FE /* OUT2L_PGA_VOL - [7:1] */ #define WM5100_OUT2L_PGA_VOL_SHIFT 1 /* OUT2L_PGA_VOL - [7:1] */ #define WM5100_OUT2L_PGA_VOL_WIDTH 7 /* OUT2L_PGA_VOL - [7:1] */ /* * R1045 (0x415) - Out Volume 2R */ #define WM5100_OUT2R_ANC_SRC 0x0800 /* OUT2R_ANC_SRC */ #define WM5100_OUT2R_ANC_SRC_MASK 0x0800 /* OUT2R_ANC_SRC */ #define WM5100_OUT2R_ANC_SRC_SHIFT 11 /* OUT2R_ANC_SRC */ #define WM5100_OUT2R_ANC_SRC_WIDTH 1 /* OUT2R_ANC_SRC */ #define WM5100_OUT2R_PGA_VOL_MASK 0x00FE /* OUT2R_PGA_VOL - [7:1] */ #define WM5100_OUT2R_PGA_VOL_SHIFT 1 /* OUT2R_PGA_VOL - [7:1] */ #define WM5100_OUT2R_PGA_VOL_WIDTH 7 /* OUT2R_PGA_VOL - [7:1] */ /* * R1046 (0x416) - DAC Volume Limit 2L */ #define WM5100_OUT2L_VOL_LIM_MASK 0x00FF /* OUT2L_VOL_LIM - [7:0] */ #define WM5100_OUT2L_VOL_LIM_SHIFT 0 /* OUT2L_VOL_LIM - [7:0] */ #define WM5100_OUT2L_VOL_LIM_WIDTH 8 /* OUT2L_VOL_LIM - [7:0] */ /* * R1047 (0x417) - DAC Volume Limit 2R */ #define WM5100_OUT2R_VOL_LIM_MASK 0x00FF /* OUT2R_VOL_LIM - [7:0] */ #define WM5100_OUT2R_VOL_LIM_SHIFT 0 /* OUT2R_VOL_LIM - [7:0] */ #define WM5100_OUT2R_VOL_LIM_WIDTH 8 /* OUT2R_VOL_LIM - [7:0] */ /* * R1048 (0x418) - Out Volume 3L */ #define WM5100_OUT3_OSR 0x2000 /* OUT3_OSR */ #define WM5100_OUT3_OSR_MASK 0x2000 /* OUT3_OSR */ #define WM5100_OUT3_OSR_SHIFT 13 /* OUT3_OSR */ #define WM5100_OUT3_OSR_WIDTH 1 /* OUT3_OSR */ #define WM5100_OUT3_MONO 0x1000 /* OUT3_MONO */ #define WM5100_OUT3_MONO_MASK 0x1000 /* OUT3_MONO */ #define WM5100_OUT3_MONO_SHIFT 12 /* OUT3_MONO */ #define WM5100_OUT3_MONO_WIDTH 1 /* OUT3_MONO */ #define WM5100_OUT3L_ANC_SRC 0x0800 /* OUT3L_ANC_SRC */ #define WM5100_OUT3L_ANC_SRC_MASK 0x0800 /* OUT3L_ANC_SRC */ #define WM5100_OUT3L_ANC_SRC_SHIFT 11 /* OUT3L_ANC_SRC */ #define WM5100_OUT3L_ANC_SRC_WIDTH 1 /* OUT3L_ANC_SRC */ #define WM5100_OUT3L_PGA_VOL_MASK 0x00FE /* OUT3L_PGA_VOL - [7:1] */ #define WM5100_OUT3L_PGA_VOL_SHIFT 1 /* OUT3L_PGA_VOL - [7:1] */ #define WM5100_OUT3L_PGA_VOL_WIDTH 7 /* OUT3L_PGA_VOL - [7:1] */ /* * R1049 (0x419) - Out Volume 3R */ #define WM5100_OUT3R_ANC_SRC 0x0800 /* OUT3R_ANC_SRC */ #define WM5100_OUT3R_ANC_SRC_MASK 0x0800 /* OUT3R_ANC_SRC */ #define WM5100_OUT3R_ANC_SRC_SHIFT 11 /* OUT3R_ANC_SRC */ #define WM5100_OUT3R_ANC_SRC_WIDTH 1 /* OUT3R_ANC_SRC */ #define WM5100_OUT3R_PGA_VOL_MASK 0x00FE /* OUT3R_PGA_VOL - [7:1] */ #define WM5100_OUT3R_PGA_VOL_SHIFT 1 /* OUT3R_PGA_VOL - [7:1] */ #define WM5100_OUT3R_PGA_VOL_WIDTH 7 /* OUT3R_PGA_VOL - [7:1] */ /* * R1050 (0x41A) - DAC Volume Limit 3L */ #define WM5100_OUT3L_VOL_LIM_MASK 0x00FF /* OUT3L_VOL_LIM - [7:0] */ #define WM5100_OUT3L_VOL_LIM_SHIFT 0 /* OUT3L_VOL_LIM - [7:0] */ #define WM5100_OUT3L_VOL_LIM_WIDTH 8 /* OUT3L_VOL_LIM - [7:0] */ /* * R1051 (0x41B) - DAC Volume Limit 3R */ #define WM5100_OUT3R_VOL_LIM_MASK 0x00FF /* OUT3R_VOL_LIM - [7:0] */ #define WM5100_OUT3R_VOL_LIM_SHIFT 0 /* OUT3R_VOL_LIM - [7:0] */ #define WM5100_OUT3R_VOL_LIM_WIDTH 8 /* OUT3R_VOL_LIM - [7:0] */ /* * R1052 (0x41C) - Out Volume 4L */ #define WM5100_OUT4_OSR 0x2000 /* OUT4_OSR */ #define WM5100_OUT4_OSR_MASK 0x2000 /* OUT4_OSR */ #define WM5100_OUT4_OSR_SHIFT 13 /* OUT4_OSR */ #define WM5100_OUT4_OSR_WIDTH 1 /* OUT4_OSR */ #define WM5100_OUT4L_ANC_SRC 0x0800 /* OUT4L_ANC_SRC */ #define WM5100_OUT4L_ANC_SRC_MASK 0x0800 /* OUT4L_ANC_SRC */ #define WM5100_OUT4L_ANC_SRC_SHIFT 11 /* OUT4L_ANC_SRC */ #define WM5100_OUT4L_ANC_SRC_WIDTH 1 /* OUT4L_ANC_SRC */ #define WM5100_OUT4L_VOL_LIM_MASK 0x00FF /* OUT4L_VOL_LIM - [7:0] */ #define WM5100_OUT4L_VOL_LIM_SHIFT 0 /* OUT4L_VOL_LIM - [7:0] */ #define WM5100_OUT4L_VOL_LIM_WIDTH 8 /* OUT4L_VOL_LIM - [7:0] */ /* * R1053 (0x41D) - Out Volume 4R */ #define WM5100_OUT4R_ANC_SRC 0x0800 /* OUT4R_ANC_SRC */ #define WM5100_OUT4R_ANC_SRC_MASK 0x0800 /* OUT4R_ANC_SRC */ #define WM5100_OUT4R_ANC_SRC_SHIFT 11 /* OUT4R_ANC_SRC */ #define WM5100_OUT4R_ANC_SRC_WIDTH 1 /* OUT4R_ANC_SRC */ #define WM5100_OUT4R_VOL_LIM_MASK 0x00FF /* OUT4R_VOL_LIM - [7:0] */ #define WM5100_OUT4R_VOL_LIM_SHIFT 0 /* OUT4R_VOL_LIM - [7:0] */ #define WM5100_OUT4R_VOL_LIM_WIDTH 8 /* OUT4R_VOL_LIM - [7:0] */ /* * R1054 (0x41E) - DAC Volume Limit 5L */ #define WM5100_OUT5_OSR 0x2000 /* OUT5_OSR */ #define WM5100_OUT5_OSR_MASK 0x2000 /* OUT5_OSR */ #define WM5100_OUT5_OSR_SHIFT 13 /* OUT5_OSR */ #define WM5100_OUT5_OSR_WIDTH 1 /* OUT5_OSR */ #define WM5100_OUT5L_ANC_SRC 0x0800 /* OUT5L_ANC_SRC */ #define WM5100_OUT5L_ANC_SRC_MASK 0x0800 /* OUT5L_ANC_SRC */ #define WM5100_OUT5L_ANC_SRC_SHIFT 11 /* OUT5L_ANC_SRC */ #define WM5100_OUT5L_ANC_SRC_WIDTH 1 /* OUT5L_ANC_SRC */ #define WM5100_OUT5L_VOL_LIM_MASK 0x00FF /* OUT5L_VOL_LIM - [7:0] */ #define WM5100_OUT5L_VOL_LIM_SHIFT 0 /* OUT5L_VOL_LIM - [7:0] */ #define WM5100_OUT5L_VOL_LIM_WIDTH 8 /* OUT5L_VOL_LIM - [7:0] */ /* * R1055 (0x41F) - DAC Volume Limit 5R */ #define WM5100_OUT5R_ANC_SRC 0x0800 /* OUT5R_ANC_SRC */ #define WM5100_OUT5R_ANC_SRC_MASK 0x0800 /* OUT5R_ANC_SRC */ #define WM5100_OUT5R_ANC_SRC_SHIFT 11 /* OUT5R_ANC_SRC */ #define WM5100_OUT5R_ANC_SRC_WIDTH 1 /* OUT5R_ANC_SRC */ #define WM5100_OUT5R_VOL_LIM_MASK 0x00FF /* OUT5R_VOL_LIM - [7:0] */ #define WM5100_OUT5R_VOL_LIM_SHIFT 0 /* OUT5R_VOL_LIM - [7:0] */ #define WM5100_OUT5R_VOL_LIM_WIDTH 8 /* OUT5R_VOL_LIM - [7:0] */ /* * R1056 (0x420) - DAC Volume Limit 6L */ #define WM5100_OUT6_OSR 0x2000 /* OUT6_OSR */ #define WM5100_OUT6_OSR_MASK 0x2000 /* OUT6_OSR */ #define WM5100_OUT6_OSR_SHIFT 13 /* OUT6_OSR */ #define WM5100_OUT6_OSR_WIDTH 1 /* OUT6_OSR */ #define WM5100_OUT6L_ANC_SRC 0x0800 /* OUT6L_ANC_SRC */ #define WM5100_OUT6L_ANC_SRC_MASK 0x0800 /* OUT6L_ANC_SRC */ #define WM5100_OUT6L_ANC_SRC_SHIFT 11 /* OUT6L_ANC_SRC */ #define WM5100_OUT6L_ANC_SRC_WIDTH 1 /* OUT6L_ANC_SRC */ #define WM5100_OUT6L_VOL_LIM_MASK 0x00FF /* OUT6L_VOL_LIM - [7:0] */ #define WM5100_OUT6L_VOL_LIM_SHIFT 0 /* OUT6L_VOL_LIM - [7:0] */ #define WM5100_OUT6L_VOL_LIM_WIDTH 8 /* OUT6L_VOL_LIM - [7:0] */ /* * R1057 (0x421) - DAC Volume Limit 6R */ #define WM5100_OUT6R_ANC_SRC 0x0800 /* OUT6R_ANC_SRC */ #define WM5100_OUT6R_ANC_SRC_MASK 0x0800 /* OUT6R_ANC_SRC */ #define WM5100_OUT6R_ANC_SRC_SHIFT 11 /* OUT6R_ANC_SRC */ #define WM5100_OUT6R_ANC_SRC_WIDTH 1 /* OUT6R_ANC_SRC */ #define WM5100_OUT6R_VOL_LIM_MASK 0x00FF /* OUT6R_VOL_LIM - [7:0] */ #define WM5100_OUT6R_VOL_LIM_SHIFT 0 /* OUT6R_VOL_LIM - [7:0] */ #define WM5100_OUT6R_VOL_LIM_WIDTH 8 /* OUT6R_VOL_LIM - [7:0] */ /* * R1088 (0x440) - DAC AEC Control 1 */ #define WM5100_AEC_LOOPBACK_SRC_MASK 0x003C /* AEC_LOOPBACK_SRC - [5:2] */ #define WM5100_AEC_LOOPBACK_SRC_SHIFT 2 /* AEC_LOOPBACK_SRC - [5:2] */ #define WM5100_AEC_LOOPBACK_SRC_WIDTH 4 /* AEC_LOOPBACK_SRC - [5:2] */ #define WM5100_AEC_ENA_STS 0x0002 /* AEC_ENA_STS */ #define WM5100_AEC_ENA_STS_MASK 0x0002 /* AEC_ENA_STS */ #define WM5100_AEC_ENA_STS_SHIFT 1 /* AEC_ENA_STS */ #define WM5100_AEC_ENA_STS_WIDTH 1 /* AEC_ENA_STS */ #define WM5100_AEC_LOOPBACK_ENA 0x0001 /* AEC_LOOPBACK_ENA */ #define WM5100_AEC_LOOPBACK_ENA_MASK 0x0001 /* AEC_LOOPBACK_ENA */ #define WM5100_AEC_LOOPBACK_ENA_SHIFT 0 /* AEC_LOOPBACK_ENA */ #define WM5100_AEC_LOOPBACK_ENA_WIDTH 1 /* AEC_LOOPBACK_ENA */ /* * R1089 (0x441) - Output Volume Ramp */ #define WM5100_OUT_VD_RAMP_MASK 0x0070 /* OUT_VD_RAMP - [6:4] */ #define WM5100_OUT_VD_RAMP_SHIFT 4 /* OUT_VD_RAMP - [6:4] */ #define WM5100_OUT_VD_RAMP_WIDTH 3 /* OUT_VD_RAMP - [6:4] */ #define WM5100_OUT_VI_RAMP_MASK 0x0007 /* OUT_VI_RAMP - [2:0] */ #define WM5100_OUT_VI_RAMP_SHIFT 0 /* OUT_VI_RAMP - [2:0] */ #define WM5100_OUT_VI_RAMP_WIDTH 3 /* OUT_VI_RAMP - [2:0] */ /* * R1152 (0x480) - DAC Digital Volume 1L */ #define WM5100_OUT_VU 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */ #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */ #define WM5100_OUT1L_MUTE 0x0100 /* OUT1L_MUTE */ #define WM5100_OUT1L_MUTE_MASK 0x0100 /* OUT1L_MUTE */ #define WM5100_OUT1L_MUTE_SHIFT 8 /* OUT1L_MUTE */ #define WM5100_OUT1L_MUTE_WIDTH 1 /* OUT1L_MUTE */ #define WM5100_OUT1L_VOL_MASK 0x00FF /* OUT1L_VOL - [7:0] */ #define WM5100_OUT1L_VOL_SHIFT 0 /* OUT1L_VOL - [7:0] */ #define WM5100_OUT1L_VOL_WIDTH 8 /* OUT1L_VOL - [7:0] */ /* * R1153 (0x481) - DAC Digital Volume 1R */ #define WM5100_OUT_VU 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */ #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */ #define WM5100_OUT1R_MUTE 0x0100 /* OUT1R_MUTE */ #define WM5100_OUT1R_MUTE_MASK 0x0100 /* OUT1R_MUTE */ #define WM5100_OUT1R_MUTE_SHIFT 8 /* OUT1R_MUTE */ #define WM5100_OUT1R_MUTE_WIDTH 1 /* OUT1R_MUTE */ #define WM5100_OUT1R_VOL_MASK 0x00FF /* OUT1R_VOL - [7:0] */ #define WM5100_OUT1R_VOL_SHIFT 0 /* OUT1R_VOL - [7:0] */ #define WM5100_OUT1R_VOL_WIDTH 8 /* OUT1R_VOL - [7:0] */ /* * R1154 (0x482) - DAC Digital Volume 2L */ #define WM5100_OUT_VU 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */ #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */ #define WM5100_OUT2L_MUTE 0x0100 /* OUT2L_MUTE */ #define WM5100_OUT2L_MUTE_MASK 0x0100 /* OUT2L_MUTE */ #define WM5100_OUT2L_MUTE_SHIFT 8 /* OUT2L_MUTE */ #define WM5100_OUT2L_MUTE_WIDTH 1 /* OUT2L_MUTE */ #define WM5100_OUT2L_VOL_MASK 0x00FF /* OUT2L_VOL - [7:0] */ #define WM5100_OUT2L_VOL_SHIFT 0 /* OUT2L_VOL - [7:0] */ #define WM5100_OUT2L_VOL_WIDTH 8 /* OUT2L_VOL - [7:0] */ /* * R1155 (0x483) - DAC Digital Volume 2R */ #define WM5100_OUT_VU 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */ #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */ #define WM5100_OUT2R_MUTE 0x0100 /* OUT2R_MUTE */ #define WM5100_OUT2R_MUTE_MASK 0x0100 /* OUT2R_MUTE */ #define WM5100_OUT2R_MUTE_SHIFT 8 /* OUT2R_MUTE */ #define WM5100_OUT2R_MUTE_WIDTH 1 /* OUT2R_MUTE */ #define WM5100_OUT2R_VOL_MASK 0x00FF /* OUT2R_VOL - [7:0] */ #define WM5100_OUT2R_VOL_SHIFT 0 /* OUT2R_VOL - [7:0] */ #define WM5100_OUT2R_VOL_WIDTH 8 /* OUT2R_VOL - [7:0] */ /* * R1156 (0x484) - DAC Digital Volume 3L */ #define WM5100_OUT_VU 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */ #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */ #define WM5100_OUT3L_MUTE 0x0100 /* OUT3L_MUTE */ #define WM5100_OUT3L_MUTE_MASK 0x0100 /* OUT3L_MUTE */ #define WM5100_OUT3L_MUTE_SHIFT 8 /* OUT3L_MUTE */ #define WM5100_OUT3L_MUTE_WIDTH 1 /* OUT3L_MUTE */ #define WM5100_OUT3L_VOL_MASK 0x00FF /* OUT3L_VOL - [7:0] */ #define WM5100_OUT3L_VOL_SHIFT 0 /* OUT3L_VOL - [7:0] */ #define WM5100_OUT3L_VOL_WIDTH 8 /* OUT3L_VOL - [7:0] */ /* * R1157 (0x485) - DAC Digital Volume 3R */ #define WM5100_OUT_VU 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */ #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */ #define WM5100_OUT3R_MUTE 0x0100 /* OUT3R_MUTE */ #define WM5100_OUT3R_MUTE_MASK 0x0100 /* OUT3R_MUTE */ #define WM5100_OUT3R_MUTE_SHIFT 8 /* OUT3R_MUTE */ #define WM5100_OUT3R_MUTE_WIDTH 1 /* OUT3R_MUTE */ #define WM5100_OUT3R_VOL_MASK 0x00FF /* OUT3R_VOL - [7:0] */ #define WM5100_OUT3R_VOL_SHIFT 0 /* OUT3R_VOL - [7:0] */ #define WM5100_OUT3R_VOL_WIDTH 8 /* OUT3R_VOL - [7:0] */ /* * R1158 (0x486) - DAC Digital Volume 4L */ #define WM5100_OUT_VU 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */ #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */ #define WM5100_OUT4L_MUTE 0x0100 /* OUT4L_MUTE */ #define WM5100_OUT4L_MUTE_MASK 0x0100 /* OUT4L_MUTE */ #define WM5100_OUT4L_MUTE_SHIFT 8 /* OUT4L_MUTE */ #define WM5100_OUT4L_MUTE_WIDTH 1 /* OUT4L_MUTE */ #define WM5100_OUT4L_VOL_MASK 0x00FF /* OUT4L_VOL - [7:0] */ #define WM5100_OUT4L_VOL_SHIFT 0 /* OUT4L_VOL - [7:0] */ #define WM5100_OUT4L_VOL_WIDTH 8 /* OUT4L_VOL - [7:0] */ /* * R1159 (0x487) - DAC Digital Volume 4R */ #define WM5100_OUT_VU 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */ #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */ #define WM5100_OUT4R_MUTE 0x0100 /* OUT4R_MUTE */ #define WM5100_OUT4R_MUTE_MASK 0x0100 /* OUT4R_MUTE */ #define WM5100_OUT4R_MUTE_SHIFT 8 /* OUT4R_MUTE */ #define WM5100_OUT4R_MUTE_WIDTH 1 /* OUT4R_MUTE */ #define WM5100_OUT4R_VOL_MASK 0x00FF /* OUT4R_VOL - [7:0] */ #define WM5100_OUT4R_VOL_SHIFT 0 /* OUT4R_VOL - [7:0] */ #define WM5100_OUT4R_VOL_WIDTH 8 /* OUT4R_VOL - [7:0] */ /* * R1160 (0x488) - DAC Digital Volume 5L */ #define WM5100_OUT_VU 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */ #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */ #define WM5100_OUT5L_MUTE 0x0100 /* OUT5L_MUTE */ #define WM5100_OUT5L_MUTE_MASK 0x0100 /* OUT5L_MUTE */ #define WM5100_OUT5L_MUTE_SHIFT 8 /* OUT5L_MUTE */ #define WM5100_OUT5L_MUTE_WIDTH 1 /* OUT5L_MUTE */ #define WM5100_OUT5L_VOL_MASK 0x00FF /* OUT5L_VOL - [7:0] */ #define WM5100_OUT5L_VOL_SHIFT 0 /* OUT5L_VOL - [7:0] */ #define WM5100_OUT5L_VOL_WIDTH 8 /* OUT5L_VOL - [7:0] */ /* * R1161 (0x489) - DAC Digital Volume 5R */ #define WM5100_OUT_VU 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */ #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */ #define WM5100_OUT5R_MUTE 0x0100 /* OUT5R_MUTE */ #define WM5100_OUT5R_MUTE_MASK 0x0100 /* OUT5R_MUTE */ #define WM5100_OUT5R_MUTE_SHIFT 8 /* OUT5R_MUTE */ #define WM5100_OUT5R_MUTE_WIDTH 1 /* OUT5R_MUTE */ #define WM5100_OUT5R_VOL_MASK 0x00FF /* OUT5R_VOL - [7:0] */ #define WM5100_OUT5R_VOL_SHIFT 0 /* OUT5R_VOL - [7:0] */ #define WM5100_OUT5R_VOL_WIDTH 8 /* OUT5R_VOL - [7:0] */ /* * R1162 (0x48A) - DAC Digital Volume 6L */ #define WM5100_OUT_VU 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */ #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */ #define WM5100_OUT6L_MUTE 0x0100 /* OUT6L_MUTE */ #define WM5100_OUT6L_MUTE_MASK 0x0100 /* OUT6L_MUTE */ #define WM5100_OUT6L_MUTE_SHIFT 8 /* OUT6L_MUTE */ #define WM5100_OUT6L_MUTE_WIDTH 1 /* OUT6L_MUTE */ #define WM5100_OUT6L_VOL_MASK 0x00FF /* OUT6L_VOL - [7:0] */ #define WM5100_OUT6L_VOL_SHIFT 0 /* OUT6L_VOL - [7:0] */ #define WM5100_OUT6L_VOL_WIDTH 8 /* OUT6L_VOL - [7:0] */ /* * R1163 (0x48B) - DAC Digital Volume 6R */ #define WM5100_OUT_VU 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */ #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */ #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */ #define WM5100_OUT6R_MUTE 0x0100 /* OUT6R_MUTE */ #define WM5100_OUT6R_MUTE_MASK 0x0100 /* OUT6R_MUTE */ #define WM5100_OUT6R_MUTE_SHIFT 8 /* OUT6R_MUTE */ #define WM5100_OUT6R_MUTE_WIDTH 1 /* OUT6R_MUTE */ #define WM5100_OUT6R_VOL_MASK 0x00FF /* OUT6R_VOL - [7:0] */ #define WM5100_OUT6R_VOL_SHIFT 0 /* OUT6R_VOL - [7:0] */ #define WM5100_OUT6R_VOL_WIDTH 8 /* OUT6R_VOL - [7:0] */ /* * R1216 (0x4C0) - PDM SPK1 CTRL 1 */ #define WM5100_SPK1R_MUTE 0x2000 /* SPK1R_MUTE */ #define WM5100_SPK1R_MUTE_MASK 0x2000 /* SPK1R_MUTE */ #define WM5100_SPK1R_MUTE_SHIFT 13 /* SPK1R_MUTE */ #define WM5100_SPK1R_MUTE_WIDTH 1 /* SPK1R_MUTE */ #define WM5100_SPK1L_MUTE 0x1000 /* SPK1L_MUTE */ #define WM5100_SPK1L_MUTE_MASK 0x1000 /* SPK1L_MUTE */ #define WM5100_SPK1L_MUTE_SHIFT 12 /* SPK1L_MUTE */ #define WM5100_SPK1L_MUTE_WIDTH 1 /* SPK1L_MUTE */ #define WM5100_SPK1_MUTE_ENDIAN 0x0100 /* SPK1_MUTE_ENDIAN */ #define WM5100_SPK1_MUTE_ENDIAN_MASK 0x0100 /* SPK1_MUTE_ENDIAN */ #define WM5100_SPK1_MUTE_ENDIAN_SHIFT 8 /* SPK1_MUTE_ENDIAN */ #define WM5100_SPK1_MUTE_ENDIAN_WIDTH 1 /* SPK1_MUTE_ENDIAN */ #define WM5100_SPK1_MUTE_SEQ1_MASK 0x00FF /* SPK1_MUTE_SEQ1 - [7:0] */ #define WM5100_SPK1_MUTE_SEQ1_SHIFT 0 /* SPK1_MUTE_SEQ1 - [7:0] */ #define WM5100_SPK1_MUTE_SEQ1_WIDTH 8 /* SPK1_MUTE_SEQ1 - [7:0] */ /* * R1217 (0x4C1) - PDM SPK1 CTRL 2 */ #define WM5100_SPK1_FMT 0x0001 /* SPK1_FMT */ #define WM5100_SPK1_FMT_MASK 0x0001 /* SPK1_FMT */ #define WM5100_SPK1_FMT_SHIFT 0 /* SPK1_FMT */ #define WM5100_SPK1_FMT_WIDTH 1 /* SPK1_FMT */ /* * R1218 (0x4C2) - PDM SPK2 CTRL 1 */ #define WM5100_SPK2R_MUTE 0x2000 /* SPK2R_MUTE */ #define WM5100_SPK2R_MUTE_MASK 0x2000 /* SPK2R_MUTE */ #define WM5100_SPK2R_MUTE_SHIFT 13 /* SPK2R_MUTE */ #define WM5100_SPK2R_MUTE_WIDTH 1 /* SPK2R_MUTE */ #define WM5100_SPK2L_MUTE 0x1000 /* SPK2L_MUTE */ #define WM5100_SPK2L_MUTE_MASK 0x1000 /* SPK2L_MUTE */ #define WM5100_SPK2L_MUTE_SHIFT 12 /* SPK2L_MUTE */ #define WM5100_SPK2L_MUTE_WIDTH 1 /* SPK2L_MUTE */ #define WM5100_SPK2_MUTE_ENDIAN 0x0100 /* SPK2_MUTE_ENDIAN */ #define WM5100_SPK2_MUTE_ENDIAN_MASK 0x0100 /* SPK2_MUTE_ENDIAN */ #define WM5100_SPK2_MUTE_ENDIAN_SHIFT 8 /* SPK2_MUTE_ENDIAN */ #define WM5100_SPK2_MUTE_ENDIAN_WIDTH 1 /* SPK2_MUTE_ENDIAN */ #define WM5100_SPK2_MUTE_SEQ1_MASK 0x00FF /* SPK2_MUTE_SEQ1 - [7:0] */ #define WM5100_SPK2_MUTE_SEQ1_SHIFT 0 /* SPK2_MUTE_SEQ1 - [7:0] */ #define WM5100_SPK2_MUTE_SEQ1_WIDTH 8 /* SPK2_MUTE_SEQ1 - [7:0] */ /* * R1219 (0x4C3) - PDM SPK2 CTRL 2 */ #define WM5100_SPK2_FMT 0x0001 /* SPK2_FMT */ #define WM5100_SPK2_FMT_MASK 0x0001 /* SPK2_FMT */ #define WM5100_SPK2_FMT_SHIFT 0 /* SPK2_FMT */ #define WM5100_SPK2_FMT_WIDTH 1 /* SPK2_FMT */ /* * R1280 (0x500) - Audio IF 1_1 */ #define WM5100_AIF1_BCLK_INV 0x0080 /* AIF1_BCLK_INV */ #define WM5100_AIF1_BCLK_INV_MASK 0x0080 /* AIF1_BCLK_INV */ #define WM5100_AIF1_BCLK_INV_SHIFT 7 /* AIF1_BCLK_INV */ #define WM5100_AIF1_BCLK_INV_WIDTH 1 /* AIF1_BCLK_INV */ #define WM5100_AIF1_BCLK_FRC 0x0040 /* AIF1_BCLK_FRC */ #define WM5100_AIF1_BCLK_FRC_MASK 0x0040 /* AIF1_BCLK_FRC */ #define WM5100_AIF1_BCLK_FRC_SHIFT 6 /* AIF1_BCLK_FRC */ #define WM5100_AIF1_BCLK_FRC_WIDTH 1 /* AIF1_BCLK_FRC */ #define WM5100_AIF1_BCLK_MSTR 0x0020 /* AIF1_BCLK_MSTR */ #define WM5100_AIF1_BCLK_MSTR_MASK 0x0020 /* AIF1_BCLK_MSTR */ #define WM5100_AIF1_BCLK_MSTR_SHIFT 5 /* AIF1_BCLK_MSTR */ #define WM5100_AIF1_BCLK_MSTR_WIDTH 1 /* AIF1_BCLK_MSTR */ #define WM5100_AIF1_BCLK_FREQ_MASK 0x001F /* AIF1_BCLK_FREQ - [4:0] */ #define WM5100_AIF1_BCLK_FREQ_SHIFT 0 /* AIF1_BCLK_FREQ - [4:0] */ #define WM5100_AIF1_BCLK_FREQ_WIDTH 5 /* AIF1_BCLK_FREQ - [4:0] */ /* * R1281 (0x501) - Audio IF 1_2 */ #define WM5100_AIF1TX_DAT_TRI 0x0020 /* AIF1TX_DAT_TRI */ #define WM5100_AIF1TX_DAT_TRI_MASK 0x0020 /* AIF1TX_DAT_TRI */ #define WM5100_AIF1TX_DAT_TRI_SHIFT 5 /* AIF1TX_DAT_TRI */ #define WM5100_AIF1TX_DAT_TRI_WIDTH 1 /* AIF1TX_DAT_TRI */ #define WM5100_AIF1TX_LRCLK_SRC 0x0008 /* AIF1TX_LRCLK_SRC */ #define WM5100_AIF1TX_LRCLK_SRC_MASK 0x0008 /* AIF1TX_LRCLK_SRC */ #define WM5100_AIF1TX_LRCLK_SRC_SHIFT 3 /* AIF1TX_LRCLK_SRC */ #define WM5100_AIF1TX_LRCLK_SRC_WIDTH 1 /* AIF1TX_LRCLK_SRC */ #define WM5100_AIF1TX_LRCLK_INV 0x0004 /* AIF1TX_LRCLK_INV */ #define WM5100_AIF1TX_LRCLK_INV_MASK 0x0004 /* AIF1TX_LRCLK_INV */ #define WM5100_AIF1TX_LRCLK_INV_SHIFT 2 /* AIF1TX_LRCLK_INV */ #define WM5100_AIF1TX_LRCLK_INV_WIDTH 1 /* AIF1TX_LRCLK_INV */ #define WM5100_AIF1TX_LRCLK_FRC 0x0002 /* AIF1TX_LRCLK_FRC */ #define WM5100_AIF1TX_LRCLK_FRC_MASK 0x0002 /* AIF1TX_LRCLK_FRC */ #define WM5100_AIF1TX_LRCLK_FRC_SHIFT 1 /* AIF1TX_LRCLK_FRC */ #define WM5100_AIF1TX_LRCLK_FRC_WIDTH 1 /* AIF1TX_LRCLK_FRC */ #define WM5100_AIF1TX_LRCLK_MSTR 0x0001 /* AIF1TX_LRCLK_MSTR */ #define WM5100_AIF1TX_LRCLK_MSTR_MASK 0x0001 /* AIF1TX_LRCLK_MSTR */ #define WM5100_AIF1TX_LRCLK_MSTR_SHIFT 0 /* AIF1TX_LRCLK_MSTR */ #define WM5100_AIF1TX_LRCLK_MSTR_WIDTH 1 /* AIF1TX_LRCLK_MSTR */ /* * R1282 (0x502) - Audio IF 1_3 */ #define WM5100_AIF1RX_LRCLK_INV 0x0004 /* AIF1RX_LRCLK_INV */ #define WM5100_AIF1RX_LRCLK_INV_MASK 0x0004 /* AIF1RX_LRCLK_INV */ #define WM5100_AIF1RX_LRCLK_INV_SHIFT 2 /* AIF1RX_LRCLK_INV */ #define WM5100_AIF1RX_LRCLK_INV_WIDTH 1 /* AIF1RX_LRCLK_INV */ #define WM5100_AIF1RX_LRCLK_FRC 0x0002 /* AIF1RX_LRCLK_FRC */ #define WM5100_AIF1RX_LRCLK_FRC_MASK 0x0002 /* AIF1RX_LRCLK_FRC */ #define WM5100_AIF1RX_LRCLK_FRC_SHIFT 1 /* AIF1RX_LRCLK_FRC */ #define WM5100_AIF1RX_LRCLK_FRC_WIDTH 1 /* AIF1RX_LRCLK_FRC */ #define WM5100_AIF1RX_LRCLK_MSTR 0x0001 /* AIF1RX_LRCLK_MSTR */ #define WM5100_AIF1RX_LRCLK_MSTR_MASK 0x0001 /* AIF1RX_LRCLK_MSTR */ #define WM5100_AIF1RX_LRCLK_MSTR_SHIFT 0 /* AIF1RX_LRCLK_MSTR */ #define WM5100_AIF1RX_LRCLK_MSTR_WIDTH 1 /* AIF1RX_LRCLK_MSTR */ /* * R1283 (0x503) - Audio IF 1_4 */ #define WM5100_AIF1_TRI 0x0040 /* AIF1_TRI */ #define WM5100_AIF1_TRI_MASK 0x0040 /* AIF1_TRI */ #define WM5100_AIF1_TRI_SHIFT 6 /* AIF1_TRI */ #define WM5100_AIF1_TRI_WIDTH 1 /* AIF1_TRI */ #define WM5100_AIF1_RATE_MASK 0x0003 /* AIF1_RATE - [1:0] */ #define WM5100_AIF1_RATE_SHIFT 0 /* AIF1_RATE - [1:0] */ #define WM5100_AIF1_RATE_WIDTH 2 /* AIF1_RATE - [1:0] */ /* * R1284 (0x504) - Audio IF 1_5 */ #define WM5100_AIF1_FMT_MASK 0x0007 /* AIF1_FMT - [2:0] */ #define WM5100_AIF1_FMT_SHIFT 0 /* AIF1_FMT - [2:0] */ #define WM5100_AIF1_FMT_WIDTH 3 /* AIF1_FMT - [2:0] */ /* * R1285 (0x505) - Audio IF 1_6 */ #define WM5100_AIF1TX_BCPF_MASK 0x1FFF /* AIF1TX_BCPF - [12:0] */ #define WM5100_AIF1TX_BCPF_SHIFT 0 /* AIF1TX_BCPF - [12:0] */ #define WM5100_AIF1TX_BCPF_WIDTH 13 /* AIF1TX_BCPF - [12:0] */ /* * R1286 (0x506) - Audio IF 1_7 */ #define WM5100_AIF1RX_BCPF_MASK 0x1FFF /* AIF1RX_BCPF - [12:0] */ #define WM5100_AIF1RX_BCPF_SHIFT 0 /* AIF1RX_BCPF - [12:0] */ #define WM5100_AIF1RX_BCPF_WIDTH 13 /* AIF1RX_BCPF - [12:0] */ /* * R1287 (0x507) - Audio IF 1_8 */ #define WM5100_AIF1TX_WL_MASK 0x3F00 /* AIF1TX_WL - [13:8] */ #define WM5100_AIF1TX_WL_SHIFT 8 /* AIF1TX_WL - [13:8] */ #define WM5100_AIF1TX_WL_WIDTH 6 /* AIF1TX_WL - [13:8] */ #define WM5100_AIF1TX_SLOT_LEN_MASK 0x00FF /* AIF1TX_SLOT_LEN - [7:0] */ #define WM5100_AIF1TX_SLOT_LEN_SHIFT 0 /* AIF1TX_SLOT_LEN - [7:0] */ #define WM5100_AIF1TX_SLOT_LEN_WIDTH 8 /* AIF1TX_SLOT_LEN - [7:0] */ /* * R1288 (0x508) - Audio IF 1_9 */ #define WM5100_AIF1RX_WL_MASK 0x3F00 /* AIF1RX_WL - [13:8] */ #define WM5100_AIF1RX_WL_SHIFT 8 /* AIF1RX_WL - [13:8] */ #define WM5100_AIF1RX_WL_WIDTH 6 /* AIF1RX_WL - [13:8] */ #define WM5100_AIF1RX_SLOT_LEN_MASK 0x00FF /* AIF1RX_SLOT_LEN - [7:0] */ #define WM5100_AIF1RX_SLOT_LEN_SHIFT 0 /* AIF1RX_SLOT_LEN - [7:0] */ #define WM5100_AIF1RX_SLOT_LEN_WIDTH 8 /* AIF1RX_SLOT_LEN - [7:0] */ /* * R1289 (0x509) - Audio IF 1_10 */ #define WM5100_AIF1TX1_SLOT_MASK 0x003F /* AIF1TX1_SLOT - [5:0] */ #define WM5100_AIF1TX1_SLOT_SHIFT 0 /* AIF1TX1_SLOT - [5:0] */ #define WM5100_AIF1TX1_SLOT_WIDTH 6 /* AIF1TX1_SLOT - [5:0] */ /* * R1290 (0x50A) - Audio IF 1_11 */ #define WM5100_AIF1TX2_SLOT_MASK 0x003F /* AIF1TX2_SLOT - [5:0] */ #define WM5100_AIF1TX2_SLOT_SHIFT 0 /* AIF1TX2_SLOT - [5:0] */ #define WM5100_AIF1TX2_SLOT_WIDTH 6 /* AIF1TX2_SLOT - [5:0] */ /* * R1291 (0x50B) - Audio IF 1_12 */ #define WM5100_AIF1TX3_SLOT_MASK 0x003F /* AIF1TX3_SLOT - [5:0] */ #define WM5100_AIF1TX3_SLOT_SHIFT 0 /* AIF1TX3_SLOT - [5:0] */ #define WM5100_AIF1TX3_SLOT_WIDTH 6 /* AIF1TX3_SLOT - [5:0] */ /* * R1292 (0x50C) - Audio IF 1_13 */ #define WM5100_AIF1TX4_SLOT_MASK 0x003F /* AIF1TX4_SLOT - [5:0] */ #define WM5100_AIF1TX4_SLOT_SHIFT 0 /* AIF1TX4_SLOT - [5:0] */ #define WM5100_AIF1TX4_SLOT_WIDTH 6 /* AIF1TX4_SLOT - [5:0] */ /* * R1293 (0x50D) - Audio IF 1_14 */ #define WM5100_AIF1TX5_SLOT_MASK 0x003F /* AIF1TX5_SLOT - [5:0] */ #define WM5100_AIF1TX5_SLOT_SHIFT 0 /* AIF1TX5_SLOT - [5:0] */ #define WM5100_AIF1TX5_SLOT_WIDTH 6 /* AIF1TX5_SLOT - [5:0] */ /* * R1294 (0x50E) - Audio IF 1_15 */ #define WM5100_AIF1TX6_SLOT_MASK 0x003F /* AIF1TX6_SLOT - [5:0] */ #define WM5100_AIF1TX6_SLOT_SHIFT 0 /* AIF1TX6_SLOT - [5:0] */ #define WM5100_AIF1TX6_SLOT_WIDTH 6 /* AIF1TX6_SLOT - [5:0] */ /* * R1295 (0x50F) - Audio IF 1_16 */ #define WM5100_AIF1TX7_SLOT_MASK 0x003F /* AIF1TX7_SLOT - [5:0] */ #define WM5100_AIF1TX7_SLOT_SHIFT 0 /* AIF1TX7_SLOT - [5:0] */ #define WM5100_AIF1TX7_SLOT_WIDTH 6 /* AIF1TX7_SLOT - [5:0] */ /* * R1296 (0x510) - Audio IF 1_17 */ #define WM5100_AIF1TX8_SLOT_MASK 0x003F /* AIF1TX8_SLOT - [5:0] */ #define WM5100_AIF1TX8_SLOT_SHIFT 0 /* AIF1TX8_SLOT - [5:0] */ #define WM5100_AIF1TX8_SLOT_WIDTH 6 /* AIF1TX8_SLOT - [5:0] */ /* * R1297 (0x511) - Audio IF 1_18 */ #define WM5100_AIF1RX1_SLOT_MASK 0x003F /* AIF1RX1_SLOT - [5:0] */ #define WM5100_AIF1RX1_SLOT_SHIFT 0 /* AIF1RX1_SLOT - [5:0] */ #define WM5100_AIF1RX1_SLOT_WIDTH 6 /* AIF1RX1_SLOT - [5:0] */ /* * R1298 (0x512) - Audio IF 1_19 */ #define WM5100_AIF1RX2_SLOT_MASK 0x003F /* AIF1RX2_SLOT - [5:0] */ #define WM5100_AIF1RX2_SLOT_SHIFT 0 /* AIF1RX2_SLOT - [5:0] */ #define WM5100_AIF1RX2_SLOT_WIDTH 6 /* AIF1RX2_SLOT - [5:0] */ /* * R1299 (0x513) - Audio IF 1_20 */ #define WM5100_AIF1RX3_SLOT_MASK 0x003F /* AIF1RX3_SLOT - [5:0] */ #define WM5100_AIF1RX3_SLOT_SHIFT 0 /* AIF1RX3_SLOT - [5:0] */ #define WM5100_AIF1RX3_SLOT_WIDTH 6 /* AIF1RX3_SLOT - [5:0] */ /* * R1300 (0x514) - Audio IF 1_21 */ #define WM5100_AIF1RX4_SLOT_MASK 0x003F /* AIF1RX4_SLOT - [5:0] */ #define WM5100_AIF1RX4_SLOT_SHIFT 0 /* AIF1RX4_SLOT - [5:0] */ #define WM5100_AIF1RX4_SLOT_WIDTH 6 /* AIF1RX4_SLOT - [5:0] */ /* * R1301 (0x515) - Audio IF 1_22 */ #define WM5100_AIF1RX5_SLOT_MASK 0x003F /* AIF1RX5_SLOT - [5:0] */ #define WM5100_AIF1RX5_SLOT_SHIFT 0 /* AIF1RX5_SLOT - [5:0] */ #define WM5100_AIF1RX5_SLOT_WIDTH 6 /* AIF1RX5_SLOT - [5:0] */ /* * R1302 (0x516) - Audio IF 1_23 */ #define WM5100_AIF1RX6_SLOT_MASK 0x003F /* AIF1RX6_SLOT - [5:0] */ #define WM5100_AIF1RX6_SLOT_SHIFT 0 /* AIF1RX6_SLOT - [5:0] */ #define WM5100_AIF1RX6_SLOT_WIDTH 6 /* AIF1RX6_SLOT - [5:0] */ /* * R1303 (0x517) - Audio IF 1_24 */ #define WM5100_AIF1RX7_SLOT_MASK 0x003F /* AIF1RX7_SLOT - [5:0] */ #define WM5100_AIF1RX7_SLOT_SHIFT 0 /* AIF1RX7_SLOT - [5:0] */ #define WM5100_AIF1RX7_SLOT_WIDTH 6 /* AIF1RX7_SLOT - [5:0] */ /* * R1304 (0x518) - Audio IF 1_25 */ #define WM5100_AIF1RX8_SLOT_MASK 0x003F /* AIF1RX8_SLOT - [5:0] */ #define WM5100_AIF1RX8_SLOT_SHIFT 0 /* AIF1RX8_SLOT - [5:0] */ #define WM5100_AIF1RX8_SLOT_WIDTH 6 /* AIF1RX8_SLOT - [5:0] */ /* * R1305 (0x519) - Audio IF 1_26 */ #define WM5100_AIF1TX8_ENA 0x0080 /* AIF1TX8_ENA */ #define WM5100_AIF1TX8_ENA_MASK 0x0080 /* AIF1TX8_ENA */ #define WM5100_AIF1TX8_ENA_SHIFT 7 /* AIF1TX8_ENA */ #define WM5100_AIF1TX8_ENA_WIDTH 1 /* AIF1TX8_ENA */ #define WM5100_AIF1TX7_ENA 0x0040 /* AIF1TX7_ENA */ #define WM5100_AIF1TX7_ENA_MASK 0x0040 /* AIF1TX7_ENA */ #define WM5100_AIF1TX7_ENA_SHIFT 6 /* AIF1TX7_ENA */ #define WM5100_AIF1TX7_ENA_WIDTH 1 /* AIF1TX7_ENA */ #define WM5100_AIF1TX6_ENA 0x0020 /* AIF1TX6_ENA */ #define WM5100_AIF1TX6_ENA_MASK 0x0020 /* AIF1TX6_ENA */ #define WM5100_AIF1TX6_ENA_SHIFT 5 /* AIF1TX6_ENA */ #define WM5100_AIF1TX6_ENA_WIDTH 1 /* AIF1TX6_ENA */ #define WM5100_AIF1TX5_ENA 0x0010 /* AIF1TX5_ENA */ #define WM5100_AIF1TX5_ENA_MASK 0x0010 /* AIF1TX5_ENA */ #define WM5100_AIF1TX5_ENA_SHIFT 4 /* AIF1TX5_ENA */ #define WM5100_AIF1TX5_ENA_WIDTH 1 /* AIF1TX5_ENA */ #define WM5100_AIF1TX4_ENA 0x0008 /* AIF1TX4_ENA */ #define WM5100_AIF1TX4_ENA_MASK 0x0008 /* AIF1TX4_ENA */ #define WM5100_AIF1TX4_ENA_SHIFT 3 /* AIF1TX4_ENA */ #define WM5100_AIF1TX4_ENA_WIDTH 1 /* AIF1TX4_ENA */ #define WM5100_AIF1TX3_ENA 0x0004 /* AIF1TX3_ENA */ #define WM5100_AIF1TX3_ENA_MASK 0x0004 /* AIF1TX3_ENA */ #define WM5100_AIF1TX3_ENA_SHIFT 2 /* AIF1TX3_ENA */ #define WM5100_AIF1TX3_ENA_WIDTH 1 /* AIF1TX3_ENA */ #define WM5100_AIF1TX2_ENA 0x0002 /* AIF1TX2_ENA */ #define WM5100_AIF1TX2_ENA_MASK 0x0002 /* AIF1TX2_ENA */ #define WM5100_AIF1TX2_ENA_SHIFT 1 /* AIF1TX2_ENA */ #define WM5100_AIF1TX2_ENA_WIDTH 1 /* AIF1TX2_ENA */ #define WM5100_AIF1TX1_ENA 0x0001 /* AIF1TX1_ENA */ #define WM5100_AIF1TX1_ENA_MASK 0x0001 /* AIF1TX1_ENA */ #define WM5100_AIF1TX1_ENA_SHIFT 0 /* AIF1TX1_ENA */ #define WM5100_AIF1TX1_ENA_WIDTH 1 /* AIF1TX1_ENA */ /* * R1306 (0x51A) - Audio IF 1_27 */ #define WM5100_AIF1RX8_ENA 0x0080 /* AIF1RX8_ENA */ #define WM5100_AIF1RX8_ENA_MASK 0x0080 /* AIF1RX8_ENA */ #define WM5100_AIF1RX8_ENA_SHIFT 7 /* AIF1RX8_ENA */ #define WM5100_AIF1RX8_ENA_WIDTH 1 /* AIF1RX8_ENA */ #define WM5100_AIF1RX7_ENA 0x0040 /* AIF1RX7_ENA */ #define WM5100_AIF1RX7_ENA_MASK 0x0040 /* AIF1RX7_ENA */ #define WM5100_AIF1RX7_ENA_SHIFT 6 /* AIF1RX7_ENA */ #define WM5100_AIF1RX7_ENA_WIDTH 1 /* AIF1RX7_ENA */ #define WM5100_AIF1RX6_ENA 0x0020 /* AIF1RX6_ENA */ #define WM5100_AIF1RX6_ENA_MASK 0x0020 /* AIF1RX6_ENA */ #define WM5100_AIF1RX6_ENA_SHIFT 5 /* AIF1RX6_ENA */ #define WM5100_AIF1RX6_ENA_WIDTH 1 /* AIF1RX6_ENA */ #define WM5100_AIF1RX5_ENA 0x0010 /* AIF1RX5_ENA */ #define WM5100_AIF1RX5_ENA_MASK 0x0010 /* AIF1RX5_ENA */ #define WM5100_AIF1RX5_ENA_SHIFT 4 /* AIF1RX5_ENA */ #define WM5100_AIF1RX5_ENA_WIDTH 1 /* AIF1RX5_ENA */ #define WM5100_AIF1RX4_ENA 0x0008 /* AIF1RX4_ENA */ #define WM5100_AIF1RX4_ENA_MASK 0x0008 /* AIF1RX4_ENA */ #define WM5100_AIF1RX4_ENA_SHIFT 3 /* AIF1RX4_ENA */ #define WM5100_AIF1RX4_ENA_WIDTH 1 /* AIF1RX4_ENA */ #define WM5100_AIF1RX3_ENA 0x0004 /* AIF1RX3_ENA */ #define WM5100_AIF1RX3_ENA_MASK 0x0004 /* AIF1RX3_ENA */ #define WM5100_AIF1RX3_ENA_SHIFT 2 /* AIF1RX3_ENA */ #define WM5100_AIF1RX3_ENA_WIDTH 1 /* AIF1RX3_ENA */ #define WM5100_AIF1RX2_ENA 0x0002 /* AIF1RX2_ENA */ #define WM5100_AIF1RX2_ENA_MASK 0x0002 /* AIF1RX2_ENA */ #define WM5100_AIF1RX2_ENA_SHIFT 1 /* AIF1RX2_ENA */ #define WM5100_AIF1RX2_ENA_WIDTH 1 /* AIF1RX2_ENA */ #define WM5100_AIF1RX1_ENA 0x0001 /* AIF1RX1_ENA */ #define WM5100_AIF1RX1_ENA_MASK 0x0001 /* AIF1RX1_ENA */ #define WM5100_AIF1RX1_ENA_SHIFT 0 /* AIF1RX1_ENA */ #define WM5100_AIF1RX1_ENA_WIDTH 1 /* AIF1RX1_ENA */ /* * R1344 (0x540) - Audio IF 2_1 */ #define WM5100_AIF2_BCLK_INV 0x0080 /* AIF2_BCLK_INV */ #define WM5100_AIF2_BCLK_INV_MASK 0x0080 /* AIF2_BCLK_INV */ #define WM5100_AIF2_BCLK_INV_SHIFT 7 /* AIF2_BCLK_INV */ #define WM5100_AIF2_BCLK_INV_WIDTH 1 /* AIF2_BCLK_INV */ #define WM5100_AIF2_BCLK_FRC 0x0040 /* AIF2_BCLK_FRC */ #define WM5100_AIF2_BCLK_FRC_MASK 0x0040 /* AIF2_BCLK_FRC */ #define WM5100_AIF2_BCLK_FRC_SHIFT 6 /* AIF2_BCLK_FRC */ #define WM5100_AIF2_BCLK_FRC_WIDTH 1 /* AIF2_BCLK_FRC */ #define WM5100_AIF2_BCLK_MSTR 0x0020 /* AIF2_BCLK_MSTR */ #define WM5100_AIF2_BCLK_MSTR_MASK 0x0020 /* AIF2_BCLK_MSTR */ #define WM5100_AIF2_BCLK_MSTR_SHIFT 5 /* AIF2_BCLK_MSTR */ #define WM5100_AIF2_BCLK_MSTR_WIDTH 1 /* AIF2_BCLK_MSTR */ #define WM5100_AIF2_BCLK_FREQ_MASK 0x001F /* AIF2_BCLK_FREQ - [4:0] */ #define WM5100_AIF2_BCLK_FREQ_SHIFT 0 /* AIF2_BCLK_FREQ - [4:0] */ #define WM5100_AIF2_BCLK_FREQ_WIDTH 5 /* AIF2_BCLK_FREQ - [4:0] */ /* * R1345 (0x541) - Audio IF 2_2 */ #define WM5100_AIF2TX_DAT_TRI 0x0020 /* AIF2TX_DAT_TRI */ #define WM5100_AIF2TX_DAT_TRI_MASK 0x0020 /* AIF2TX_DAT_TRI */ #define WM5100_AIF2TX_DAT_TRI_SHIFT 5 /* AIF2TX_DAT_TRI */ #define WM5100_AIF2TX_DAT_TRI_WIDTH 1 /* AIF2TX_DAT_TRI */ #define WM5100_AIF2TX_LRCLK_SRC 0x0008 /* AIF2TX_LRCLK_SRC */ #define WM5100_AIF2TX_LRCLK_SRC_MASK 0x0008 /* AIF2TX_LRCLK_SRC */ #define WM5100_AIF2TX_LRCLK_SRC_SHIFT 3 /* AIF2TX_LRCLK_SRC */ #define WM5100_AIF2TX_LRCLK_SRC_WIDTH 1 /* AIF2TX_LRCLK_SRC */ #define WM5100_AIF2TX_LRCLK_INV 0x0004 /* AIF2TX_LRCLK_INV */ #define WM5100_AIF2TX_LRCLK_INV_MASK 0x0004 /* AIF2TX_LRCLK_INV */ #define WM5100_AIF2TX_LRCLK_INV_SHIFT 2 /* AIF2TX_LRCLK_INV */ #define WM5100_AIF2TX_LRCLK_INV_WIDTH 1 /* AIF2TX_LRCLK_INV */ #define WM5100_AIF2TX_LRCLK_FRC 0x0002 /* AIF2TX_LRCLK_FRC */ #define WM5100_AIF2TX_LRCLK_FRC_MASK 0x0002 /* AIF2TX_LRCLK_FRC */ #define WM5100_AIF2TX_LRCLK_FRC_SHIFT 1 /* AIF2TX_LRCLK_FRC */ #define WM5100_AIF2TX_LRCLK_FRC_WIDTH 1 /* AIF2TX_LRCLK_FRC */ #define WM5100_AIF2TX_LRCLK_MSTR 0x0001 /* AIF2TX_LRCLK_MSTR */ #define WM5100_AIF2TX_LRCLK_MSTR_MASK 0x0001 /* AIF2TX_LRCLK_MSTR */ #define WM5100_AIF2TX_LRCLK_MSTR_SHIFT 0 /* AIF2TX_LRCLK_MSTR */ #define WM5100_AIF2TX_LRCLK_MSTR_WIDTH 1 /* AIF2TX_LRCLK_MSTR */ /* * R1346 (0x542) - Audio IF 2_3 */ #define WM5100_AIF2RX_LRCLK_INV 0x0004 /* AIF2RX_LRCLK_INV */ #define WM5100_AIF2RX_LRCLK_INV_MASK 0x0004 /* AIF2RX_LRCLK_INV */ #define WM5100_AIF2RX_LRCLK_INV_SHIFT 2 /* AIF2RX_LRCLK_INV */ #define WM5100_AIF2RX_LRCLK_INV_WIDTH 1 /* AIF2RX_LRCLK_INV */ #define WM5100_AIF2RX_LRCLK_FRC 0x0002 /* AIF2RX_LRCLK_FRC */ #define WM5100_AIF2RX_LRCLK_FRC_MASK 0x0002 /* AIF2RX_LRCLK_FRC */ #define WM5100_AIF2RX_LRCLK_FRC_SHIFT 1 /* AIF2RX_LRCLK_FRC */ #define WM5100_AIF2RX_LRCLK_FRC_WIDTH 1 /* AIF2RX_LRCLK_FRC */ #define WM5100_AIF2RX_LRCLK_MSTR 0x0001 /* AIF2RX_LRCLK_MSTR */ #define WM5100_AIF2RX_LRCLK_MSTR_MASK 0x0001 /* AIF2RX_LRCLK_MSTR */ #define WM5100_AIF2RX_LRCLK_MSTR_SHIFT 0 /* AIF2RX_LRCLK_MSTR */ #define WM5100_AIF2RX_LRCLK_MSTR_WIDTH 1 /* AIF2RX_LRCLK_MSTR */ /* * R1347 (0x543) - Audio IF 2_4 */ #define WM5100_AIF2_TRI 0x0040 /* AIF2_TRI */ #define WM5100_AIF2_TRI_MASK 0x0040 /* AIF2_TRI */ #define WM5100_AIF2_TRI_SHIFT 6 /* AIF2_TRI */ #define WM5100_AIF2_TRI_WIDTH 1 /* AIF2_TRI */ #define WM5100_AIF2_RATE_MASK 0x0003 /* AIF2_RATE - [1:0] */ #define WM5100_AIF2_RATE_SHIFT 0 /* AIF2_RATE - [1:0] */ #define WM5100_AIF2_RATE_WIDTH 2 /* AIF2_RATE - [1:0] */ /* * R1348 (0x544) - Audio IF 2_5 */ #define WM5100_AIF2_FMT_MASK 0x0007 /* AIF2_FMT - [2:0] */ #define WM5100_AIF2_FMT_SHIFT 0 /* AIF2_FMT - [2:0] */ #define WM5100_AIF2_FMT_WIDTH 3 /* AIF2_FMT - [2:0] */ /* * R1349 (0x545) - Audio IF 2_6 */ #define WM5100_AIF2TX_BCPF_MASK 0x1FFF /* AIF2TX_BCPF - [12:0] */ #define WM5100_AIF2TX_BCPF_SHIFT 0 /* AIF2TX_BCPF - [12:0] */ #define WM5100_AIF2TX_BCPF_WIDTH 13 /* AIF2TX_BCPF - [12:0] */ /* * R1350 (0x546) - Audio IF 2_7 */ #define WM5100_AIF2RX_BCPF_MASK 0x1FFF /* AIF2RX_BCPF - [12:0] */ #define WM5100_AIF2RX_BCPF_SHIFT 0 /* AIF2RX_BCPF - [12:0] */ #define WM5100_AIF2RX_BCPF_WIDTH 13 /* AIF2RX_BCPF - [12:0] */ /* * R1351 (0x547) - Audio IF 2_8 */ #define WM5100_AIF2TX_WL_MASK 0x3F00 /* AIF2TX_WL - [13:8] */ #define WM5100_AIF2TX_WL_SHIFT 8 /* AIF2TX_WL - [13:8] */ #define WM5100_AIF2TX_WL_WIDTH 6 /* AIF2TX_WL - [13:8] */ #define WM5100_AIF2TX_SLOT_LEN_MASK 0x00FF /* AIF2TX_SLOT_LEN - [7:0] */ #define WM5100_AIF2TX_SLOT_LEN_SHIFT 0 /* AIF2TX_SLOT_LEN - [7:0] */ #define WM5100_AIF2TX_SLOT_LEN_WIDTH 8 /* AIF2TX_SLOT_LEN - [7:0] */ /* * R1352 (0x548) - Audio IF 2_9 */ #define WM5100_AIF2RX_WL_MASK 0x3F00 /* AIF2RX_WL - [13:8] */ #define WM5100_AIF2RX_WL_SHIFT 8 /* AIF2RX_WL - [13:8] */ #define WM5100_AIF2RX_WL_WIDTH 6 /* AIF2RX_WL - [13:8] */ #define WM5100_AIF2RX_SLOT_LEN_MASK 0x00FF /* AIF2RX_SLOT_LEN - [7:0] */ #define WM5100_AIF2RX_SLOT_LEN_SHIFT 0 /* AIF2RX_SLOT_LEN - [7:0] */ #define WM5100_AIF2RX_SLOT_LEN_WIDTH 8 /* AIF2RX_SLOT_LEN - [7:0] */ /* * R1353 (0x549) - Audio IF 2_10 */ #define WM5100_AIF2TX1_SLOT_MASK 0x003F /* AIF2TX1_SLOT - [5:0] */ #define WM5100_AIF2TX1_SLOT_SHIFT 0 /* AIF2TX1_SLOT - [5:0] */ #define WM5100_AIF2TX1_SLOT_WIDTH 6 /* AIF2TX1_SLOT - [5:0] */ /* * R1354 (0x54A) - Audio IF 2_11 */ #define WM5100_AIF2TX2_SLOT_MASK 0x003F /* AIF2TX2_SLOT - [5:0] */ #define WM5100_AIF2TX2_SLOT_SHIFT 0 /* AIF2TX2_SLOT - [5:0] */ #define WM5100_AIF2TX2_SLOT_WIDTH 6 /* AIF2TX2_SLOT - [5:0] */ /* * R1361 (0x551) - Audio IF 2_18 */ #define WM5100_AIF2RX1_SLOT_MASK 0x003F /* AIF2RX1_SLOT - [5:0] */ #define WM5100_AIF2RX1_SLOT_SHIFT 0 /* AIF2RX1_SLOT - [5:0] */ #define WM5100_AIF2RX1_SLOT_WIDTH 6 /* AIF2RX1_SLOT - [5:0] */ /* * R1362 (0x552) - Audio IF 2_19 */ #define WM5100_AIF2RX2_SLOT_MASK 0x003F /* AIF2RX2_SLOT - [5:0] */ #define WM5100_AIF2RX2_SLOT_SHIFT 0 /* AIF2RX2_SLOT - [5:0] */ #define WM5100_AIF2RX2_SLOT_WIDTH 6 /* AIF2RX2_SLOT - [5:0] */ /* * R1369 (0x559) - Audio IF 2_26 */ #define WM5100_AIF2TX2_ENA 0x0002 /* AIF2TX2_ENA */ #define WM5100_AIF2TX2_ENA_MASK 0x0002 /* AIF2TX2_ENA */ #define WM5100_AIF2TX2_ENA_SHIFT 1 /* AIF2TX2_ENA */ #define WM5100_AIF2TX2_ENA_WIDTH 1 /* AIF2TX2_ENA */ #define WM5100_AIF2TX1_ENA 0x0001 /* AIF2TX1_ENA */ #define WM5100_AIF2TX1_ENA_MASK 0x0001 /* AIF2TX1_ENA */ #define WM5100_AIF2TX1_ENA_SHIFT 0 /* AIF2TX1_ENA */ #define WM5100_AIF2TX1_ENA_WIDTH 1 /* AIF2TX1_ENA */ /* * R1370 (0x55A) - Audio IF 2_27 */ #define WM5100_AIF2RX2_ENA 0x0002 /* AIF2RX2_ENA */ #define WM5100_AIF2RX2_ENA_MASK 0x0002 /* AIF2RX2_ENA */ #define WM5100_AIF2RX2_ENA_SHIFT 1 /* AIF2RX2_ENA */ #define WM5100_AIF2RX2_ENA_WIDTH 1 /* AIF2RX2_ENA */ #define WM5100_AIF2RX1_ENA 0x0001 /* AIF2RX1_ENA */ #define WM5100_AIF2RX1_ENA_MASK 0x0001 /* AIF2RX1_ENA */ #define WM5100_AIF2RX1_ENA_SHIFT 0 /* AIF2RX1_ENA */ #define WM5100_AIF2RX1_ENA_WIDTH 1 /* AIF2RX1_ENA */ /* * R1408 (0x580) - Audio IF 3_1 */ #define WM5100_AIF3_BCLK_INV 0x0080 /* AIF3_BCLK_INV */ #define WM5100_AIF3_BCLK_INV_MASK 0x0080 /* AIF3_BCLK_INV */ #define WM5100_AIF3_BCLK_INV_SHIFT 7 /* AIF3_BCLK_INV */ #define WM5100_AIF3_BCLK_INV_WIDTH 1 /* AIF3_BCLK_INV */ #define WM5100_AIF3_BCLK_FRC 0x0040 /* AIF3_BCLK_FRC */ #define WM5100_AIF3_BCLK_FRC_MASK 0x0040 /* AIF3_BCLK_FRC */ #define WM5100_AIF3_BCLK_FRC_SHIFT 6 /* AIF3_BCLK_FRC */ #define WM5100_AIF3_BCLK_FRC_WIDTH 1 /* AIF3_BCLK_FRC */ #define WM5100_AIF3_BCLK_MSTR 0x0020 /* AIF3_BCLK_MSTR */ #define WM5100_AIF3_BCLK_MSTR_MASK 0x0020 /* AIF3_BCLK_MSTR */ #define WM5100_AIF3_BCLK_MSTR_SHIFT 5 /* AIF3_BCLK_MSTR */ #define WM5100_AIF3_BCLK_MSTR_WIDTH 1 /* AIF3_BCLK_MSTR */ #define WM5100_AIF3_BCLK_FREQ_MASK 0x001F /* AIF3_BCLK_FREQ - [4:0] */ #define WM5100_AIF3_BCLK_FREQ_SHIFT 0 /* AIF3_BCLK_FREQ - [4:0] */ #define WM5100_AIF3_BCLK_FREQ_WIDTH 5 /* AIF3_BCLK_FREQ - [4:0] */ /* * R1409 (0x581) - Audio IF 3_2 */ #define WM5100_AIF3TX_DAT_TRI 0x0020 /* AIF3TX_DAT_TRI */ #define WM5100_AIF3TX_DAT_TRI_MASK 0x0020 /* AIF3TX_DAT_TRI */ #define WM5100_AIF3TX_DAT_TRI_SHIFT 5 /* AIF3TX_DAT_TRI */ #define WM5100_AIF3TX_DAT_TRI_WIDTH 1 /* AIF3TX_DAT_TRI */ #define WM5100_AIF3TX_LRCLK_SRC 0x0008 /* AIF3TX_LRCLK_SRC */ #define WM5100_AIF3TX_LRCLK_SRC_MASK 0x0008 /* AIF3TX_LRCLK_SRC */ #define WM5100_AIF3TX_LRCLK_SRC_SHIFT 3 /* AIF3TX_LRCLK_SRC */ #define WM5100_AIF3TX_LRCLK_SRC_WIDTH 1 /* AIF3TX_LRCLK_SRC */ #define WM5100_AIF3TX_LRCLK_INV 0x0004 /* AIF3TX_LRCLK_INV */ #define WM5100_AIF3TX_LRCLK_INV_MASK 0x0004 /* AIF3TX_LRCLK_INV */ #define WM5100_AIF3TX_LRCLK_INV_SHIFT 2 /* AIF3TX_LRCLK_INV */ #define WM5100_AIF3TX_LRCLK_INV_WIDTH 1 /* AIF3TX_LRCLK_INV */ #define WM5100_AIF3TX_LRCLK_FRC 0x0002 /* AIF3TX_LRCLK_FRC */ #define WM5100_AIF3TX_LRCLK_FRC_MASK 0x0002 /* AIF3TX_LRCLK_FRC */ #define WM5100_AIF3TX_LRCLK_FRC_SHIFT 1 /* AIF3TX_LRCLK_FRC */ #define WM5100_AIF3TX_LRCLK_FRC_WIDTH 1 /* AIF3TX_LRCLK_FRC */ #define WM5100_AIF3TX_LRCLK_MSTR 0x0001 /* AIF3TX_LRCLK_MSTR */ #define WM5100_AIF3TX_LRCLK_MSTR_MASK 0x0001 /* AIF3TX_LRCLK_MSTR */ #define WM5100_AIF3TX_LRCLK_MSTR_SHIFT 0 /* AIF3TX_LRCLK_MSTR */ #define WM5100_AIF3TX_LRCLK_MSTR_WIDTH 1 /* AIF3TX_LRCLK_MSTR */ /* * R1410 (0x582) - Audio IF 3_3 */ #define WM5100_AIF3RX_LRCLK_INV 0x0004 /* AIF3RX_LRCLK_INV */ #define WM5100_AIF3RX_LRCLK_INV_MASK 0x0004 /* AIF3RX_LRCLK_INV */ #define WM5100_AIF3RX_LRCLK_INV_SHIFT 2 /* AIF3RX_LRCLK_INV */ #define WM5100_AIF3RX_LRCLK_INV_WIDTH 1 /* AIF3RX_LRCLK_INV */ #define WM5100_AIF3RX_LRCLK_FRC 0x0002 /* AIF3RX_LRCLK_FRC */ #define WM5100_AIF3RX_LRCLK_FRC_MASK 0x0002 /* AIF3RX_LRCLK_FRC */ #define WM5100_AIF3RX_LRCLK_FRC_SHIFT 1 /* AIF3RX_LRCLK_FRC */ #define WM5100_AIF3RX_LRCLK_FRC_WIDTH 1 /* AIF3RX_LRCLK_FRC */ #define WM5100_AIF3RX_LRCLK_MSTR 0x0001 /* AIF3RX_LRCLK_MSTR */ #define WM5100_AIF3RX_LRCLK_MSTR_MASK 0x0001 /* AIF3RX_LRCLK_MSTR */ #define WM5100_AIF3RX_LRCLK_MSTR_SHIFT 0 /* AIF3RX_LRCLK_MSTR */ #define WM5100_AIF3RX_LRCLK_MSTR_WIDTH 1 /* AIF3RX_LRCLK_MSTR */ /* * R1411 (0x583) - Audio IF 3_4 */ #define WM5100_AIF3_TRI 0x0040 /* AIF3_TRI */ #define WM5100_AIF3_TRI_MASK 0x0040 /* AIF3_TRI */ #define WM5100_AIF3_TRI_SHIFT 6 /* AIF3_TRI */ #define WM5100_AIF3_TRI_WIDTH 1 /* AIF3_TRI */ #define WM5100_AIF3_RATE_MASK 0x0003 /* AIF3_RATE - [1:0] */ #define WM5100_AIF3_RATE_SHIFT 0 /* AIF3_RATE - [1:0] */ #define WM5100_AIF3_RATE_WIDTH 2 /* AIF3_RATE - [1:0] */ /* * R1412 (0x584) - Audio IF 3_5 */ #define WM5100_AIF3_FMT_MASK 0x0007 /* AIF3_FMT - [2:0] */ #define WM5100_AIF3_FMT_SHIFT 0 /* AIF3_FMT - [2:0] */ #define WM5100_AIF3_FMT_WIDTH 3 /* AIF3_FMT - [2:0] */ /* * R1413 (0x585) - Audio IF 3_6 */ #define WM5100_AIF3TX_BCPF_MASK 0x1FFF /* AIF3TX_BCPF - [12:0] */ #define WM5100_AIF3TX_BCPF_SHIFT 0 /* AIF3TX_BCPF - [12:0] */ #define WM5100_AIF3TX_BCPF_WIDTH 13 /* AIF3TX_BCPF - [12:0] */ /* * R1414 (0x586) - Audio IF 3_7 */ #define WM5100_AIF3RX_BCPF_MASK 0x1FFF /* AIF3RX_BCPF - [12:0] */ #define WM5100_AIF3RX_BCPF_SHIFT 0 /* AIF3RX_BCPF - [12:0] */ #define WM5100_AIF3RX_BCPF_WIDTH 13 /* AIF3RX_BCPF - [12:0] */ /* * R1415 (0x587) - Audio IF 3_8 */ #define WM5100_AIF3TX_WL_MASK 0x3F00 /* AIF3TX_WL - [13:8] */ #define WM5100_AIF3TX_WL_SHIFT 8 /* AIF3TX_WL - [13:8] */ #define WM5100_AIF3TX_WL_WIDTH 6 /* AIF3TX_WL - [13:8] */ #define WM5100_AIF3TX_SLOT_LEN_MASK 0x00FF /* AIF3TX_SLOT_LEN - [7:0] */ #define WM5100_AIF3TX_SLOT_LEN_SHIFT 0 /* AIF3TX_SLOT_LEN - [7:0] */ #define WM5100_AIF3TX_SLOT_LEN_WIDTH 8 /* AIF3TX_SLOT_LEN - [7:0] */ /* * R1416 (0x588) - Audio IF 3_9 */ #define WM5100_AIF3RX_WL_MASK 0x3F00 /* AIF3RX_WL - [13:8] */ #define WM5100_AIF3RX_WL_SHIFT 8 /* AIF3RX_WL - [13:8] */ #define WM5100_AIF3RX_WL_WIDTH 6 /* AIF3RX_WL - [13:8] */ #define WM5100_AIF3RX_SLOT_LEN_MASK 0x00FF /* AIF3RX_SLOT_LEN - [7:0] */ #define WM5100_AIF3RX_SLOT_LEN_SHIFT 0 /* AIF3RX_SLOT_LEN - [7:0] */ #define WM5100_AIF3RX_SLOT_LEN_WIDTH 8 /* AIF3RX_SLOT_LEN - [7:0] */ /* * R1417 (0x589) - Audio IF 3_10 */ #define WM5100_AIF3TX1_SLOT_MASK 0x003F /* AIF3TX1_SLOT - [5:0] */ #define WM5100_AIF3TX1_SLOT_SHIFT 0 /* AIF3TX1_SLOT - [5:0] */ #define WM5100_AIF3TX1_SLOT_WIDTH 6 /* AIF3TX1_SLOT - [5:0] */ /* * R1418 (0x58A) - Audio IF 3_11 */ #define WM5100_AIF3TX2_SLOT_MASK 0x003F /* AIF3TX2_SLOT - [5:0] */ #define WM5100_AIF3TX2_SLOT_SHIFT 0 /* AIF3TX2_SLOT - [5:0] */ #define WM5100_AIF3TX2_SLOT_WIDTH 6 /* AIF3TX2_SLOT - [5:0] */ /* * R1425 (0x591) - Audio IF 3_18 */ #define WM5100_AIF3RX1_SLOT_MASK 0x003F /* AIF3RX1_SLOT - [5:0] */ #define WM5100_AIF3RX1_SLOT_SHIFT 0 /* AIF3RX1_SLOT - [5:0] */ #define WM5100_AIF3RX1_SLOT_WIDTH 6 /* AIF3RX1_SLOT - [5:0] */ /* * R1426 (0x592) - Audio IF 3_19 */ #define WM5100_AIF3RX2_SLOT_MASK 0x003F /* AIF3RX2_SLOT - [5:0] */ #define WM5100_AIF3RX2_SLOT_SHIFT 0 /* AIF3RX2_SLOT - [5:0] */ #define WM5100_AIF3RX2_SLOT_WIDTH 6 /* AIF3RX2_SLOT - [5:0] */ /* * R1433 (0x599) - Audio IF 3_26 */ #define WM5100_AIF3TX2_ENA 0x0002 /* AIF3TX2_ENA */ #define WM5100_AIF3TX2_ENA_MASK 0x0002 /* AIF3TX2_ENA */ #define WM5100_AIF3TX2_ENA_SHIFT 1 /* AIF3TX2_ENA */ #define WM5100_AIF3TX2_ENA_WIDTH 1 /* AIF3TX2_ENA */ #define WM5100_AIF3TX1_ENA 0x0001 /* AIF3TX1_ENA */ #define WM5100_AIF3TX1_ENA_MASK 0x0001 /* AIF3TX1_ENA */ #define WM5100_AIF3TX1_ENA_SHIFT 0 /* AIF3TX1_ENA */ #define WM5100_AIF3TX1_ENA_WIDTH 1 /* AIF3TX1_ENA */ /* * R1434 (0x59A) - Audio IF 3_27 */ #define WM5100_AIF3RX2_ENA 0x0002 /* AIF3RX2_ENA */ #define WM5100_AIF3RX2_ENA_MASK 0x0002 /* AIF3RX2_ENA */ #define WM5100_AIF3RX2_ENA_SHIFT 1 /* AIF3RX2_ENA */ #define WM5100_AIF3RX2_ENA_WIDTH 1 /* AIF3RX2_ENA */ #define WM5100_AIF3RX1_ENA 0x0001 /* AIF3RX1_ENA */ #define WM5100_AIF3RX1_ENA_MASK 0x0001 /* AIF3RX1_ENA */ #define WM5100_AIF3RX1_ENA_SHIFT 0 /* AIF3RX1_ENA */ #define WM5100_AIF3RX1_ENA_WIDTH 1 /* AIF3RX1_ENA */ #define WM5100_MIXER_VOL_MASK 0x00FE /* MIXER_VOL - [7:1] */ #define WM5100_MIXER_VOL_SHIFT 1 /* MIXER_VOL - [7:1] */ #define WM5100_MIXER_VOL_WIDTH 7 /* MIXER_VOL - [7:1] */ /* * R3072 (0xC00) - GPIO CTRL 1 */ #define WM5100_GP1_DIR 0x8000 /* GP1_DIR */ #define WM5100_GP1_DIR_MASK 0x8000 /* GP1_DIR */ #define WM5100_GP1_DIR_SHIFT 15 /* GP1_DIR */ #define WM5100_GP1_DIR_WIDTH 1 /* GP1_DIR */ #define WM5100_GP1_PU 0x4000 /* GP1_PU */ #define WM5100_GP1_PU_MASK 0x4000 /* GP1_PU */ #define WM5100_GP1_PU_SHIFT 14 /* GP1_PU */ #define WM5100_GP1_PU_WIDTH 1 /* GP1_PU */ #define WM5100_GP1_PD 0x2000 /* GP1_PD */ #define WM5100_GP1_PD_MASK 0x2000 /* GP1_PD */ #define WM5100_GP1_PD_SHIFT 13 /* GP1_PD */ #define WM5100_GP1_PD_WIDTH 1 /* GP1_PD */ #define WM5100_GP1_POL 0x0400 /* GP1_POL */ #define WM5100_GP1_POL_MASK 0x0400 /* GP1_POL */ #define WM5100_GP1_POL_SHIFT 10 /* GP1_POL */ #define WM5100_GP1_POL_WIDTH 1 /* GP1_POL */ #define WM5100_GP1_OP_CFG 0x0200 /* GP1_OP_CFG */ #define WM5100_GP1_OP_CFG_MASK 0x0200 /* GP1_OP_CFG */ #define WM5100_GP1_OP_CFG_SHIFT 9 /* GP1_OP_CFG */ #define WM5100_GP1_OP_CFG_WIDTH 1 /* GP1_OP_CFG */ #define WM5100_GP1_DB 0x0100 /* GP1_DB */ #define WM5100_GP1_DB_MASK 0x0100 /* GP1_DB */ #define WM5100_GP1_DB_SHIFT 8 /* GP1_DB */ #define WM5100_GP1_DB_WIDTH 1 /* GP1_DB */ #define WM5100_GP1_LVL 0x0040 /* GP1_LVL */ #define WM5100_GP1_LVL_MASK 0x0040 /* GP1_LVL */ #define WM5100_GP1_LVL_SHIFT 6 /* GP1_LVL */ #define WM5100_GP1_LVL_WIDTH 1 /* GP1_LVL */ #define WM5100_GP1_FN_MASK 0x003F /* GP1_FN - [5:0] */ #define WM5100_GP1_FN_SHIFT 0 /* GP1_FN - [5:0] */ #define WM5100_GP1_FN_WIDTH 6 /* GP1_FN - [5:0] */ /* * R3073 (0xC01) - GPIO CTRL 2 */ #define WM5100_GP2_DIR 0x8000 /* GP2_DIR */ #define WM5100_GP2_DIR_MASK 0x8000 /* GP2_DIR */ #define WM5100_GP2_DIR_SHIFT 15 /* GP2_DIR */ #define WM5100_GP2_DIR_WIDTH 1 /* GP2_DIR */ #define WM5100_GP2_PU 0x4000 /* GP2_PU */ #define WM5100_GP2_PU_MASK 0x4000 /* GP2_PU */ #define WM5100_GP2_PU_SHIFT 14 /* GP2_PU */ #define WM5100_GP2_PU_WIDTH 1 /* GP2_PU */ #define WM5100_GP2_PD 0x2000 /* GP2_PD */ #define WM5100_GP2_PD_MASK 0x2000 /* GP2_PD */ #define WM5100_GP2_PD_SHIFT 13 /* GP2_PD */ #define WM5100_GP2_PD_WIDTH 1 /* GP2_PD */ #define WM5100_GP2_POL 0x0400 /* GP2_POL */ #define WM5100_GP2_POL_MASK 0x0400 /* GP2_POL */ #define WM5100_GP2_POL_SHIFT 10 /* GP2_POL */ #define WM5100_GP2_POL_WIDTH 1 /* GP2_POL */ #define WM5100_GP2_OP_CFG 0x0200 /* GP2_OP_CFG */ #define WM5100_GP2_OP_CFG_MASK 0x0200 /* GP2_OP_CFG */ #define WM5100_GP2_OP_CFG_SHIFT 9 /* GP2_OP_CFG */ #define WM5100_GP2_OP_CFG_WIDTH 1 /* GP2_OP_CFG */ #define WM5100_GP2_DB 0x0100 /* GP2_DB */ #define WM5100_GP2_DB_MASK 0x0100 /* GP2_DB */ #define WM5100_GP2_DB_SHIFT 8 /* GP2_DB */ #define WM5100_GP2_DB_WIDTH 1 /* GP2_DB */ #define WM5100_GP2_LVL 0x0040 /* GP2_LVL */ #define WM5100_GP2_LVL_MASK 0x0040 /* GP2_LVL */ #define WM5100_GP2_LVL_SHIFT 6 /* GP2_LVL */ #define WM5100_GP2_LVL_WIDTH 1 /* GP2_LVL */ #define WM5100_GP2_FN_MASK 0x003F /* GP2_FN - [5:0] */ #define WM5100_GP2_FN_SHIFT 0 /* GP2_FN - [5:0] */ #define WM5100_GP2_FN_WIDTH 6 /* GP2_FN - [5:0] */ /* * R3074 (0xC02) - GPIO CTRL 3 */ #define WM5100_GP3_DIR 0x8000 /* GP3_DIR */ #define WM5100_GP3_DIR_MASK 0x8000 /* GP3_DIR */ #define WM5100_GP3_DIR_SHIFT 15 /* GP3_DIR */ #define WM5100_GP3_DIR_WIDTH 1 /* GP3_DIR */ #define WM5100_GP3_PU 0x4000 /* GP3_PU */ #define WM5100_GP3_PU_MASK 0x4000 /* GP3_PU */ #define WM5100_GP3_PU_SHIFT 14 /* GP3_PU */ #define WM5100_GP3_PU_WIDTH 1 /* GP3_PU */ #define WM5100_GP3_PD 0x2000 /* GP3_PD */ #define WM5100_GP3_PD_MASK 0x2000 /* GP3_PD */ #define WM5100_GP3_PD_SHIFT 13 /* GP3_PD */ #define WM5100_GP3_PD_WIDTH 1 /* GP3_PD */ #define WM5100_GP3_POL 0x0400 /* GP3_POL */ #define WM5100_GP3_POL_MASK 0x0400 /* GP3_POL */ #define WM5100_GP3_POL_SHIFT 10 /* GP3_POL */ #define WM5100_GP3_POL_WIDTH 1 /* GP3_POL */ #define WM5100_GP3_OP_CFG 0x0200 /* GP3_OP_CFG */ #define WM5100_GP3_OP_CFG_MASK 0x0200 /* GP3_OP_CFG */ #define WM5100_GP3_OP_CFG_SHIFT 9 /* GP3_OP_CFG */ #define WM5100_GP3_OP_CFG_WIDTH 1 /* GP3_OP_CFG */ #define WM5100_GP3_DB 0x0100 /* GP3_DB */ #define WM5100_GP3_DB_MASK 0x0100 /* GP3_DB */ #define WM5100_GP3_DB_SHIFT 8 /* GP3_DB */ #define WM5100_GP3_DB_WIDTH 1 /* GP3_DB */ #define WM5100_GP3_LVL 0x0040 /* GP3_LVL */ #define WM5100_GP3_LVL_MASK 0x0040 /* GP3_LVL */ #define WM5100_GP3_LVL_SHIFT 6 /* GP3_LVL */ #define WM5100_GP3_LVL_WIDTH 1 /* GP3_LVL */ #define WM5100_GP3_FN_MASK 0x003F /* GP3_FN - [5:0] */ #define WM5100_GP3_FN_SHIFT 0 /* GP3_FN - [5:0] */ #define WM5100_GP3_FN_WIDTH 6 /* GP3_FN - [5:0] */ /* * R3075 (0xC03) - GPIO CTRL 4 */ #define WM5100_GP4_DIR 0x8000 /* GP4_DIR */ #define WM5100_GP4_DIR_MASK 0x8000 /* GP4_DIR */ #define WM5100_GP4_DIR_SHIFT 15 /* GP4_DIR */ #define WM5100_GP4_DIR_WIDTH 1 /* GP4_DIR */ #define WM5100_GP4_PU 0x4000 /* GP4_PU */ #define WM5100_GP4_PU_MASK 0x4000 /* GP4_PU */ #define WM5100_GP4_PU_SHIFT 14 /* GP4_PU */ #define WM5100_GP4_PU_WIDTH 1 /* GP4_PU */ #define WM5100_GP4_PD 0x2000 /* GP4_PD */ #define WM5100_GP4_PD_MASK 0x2000 /* GP4_PD */ #define WM5100_GP4_PD_SHIFT 13 /* GP4_PD */ #define WM5100_GP4_PD_WIDTH 1 /* GP4_PD */ #define WM5100_GP4_POL 0x0400 /* GP4_POL */ #define WM5100_GP4_POL_MASK 0x0400 /* GP4_POL */ #define WM5100_GP4_POL_SHIFT 10 /* GP4_POL */ #define WM5100_GP4_POL_WIDTH 1 /* GP4_POL */ #define WM5100_GP4_OP_CFG 0x0200 /* GP4_OP_CFG */ #define WM5100_GP4_OP_CFG_MASK 0x0200 /* GP4_OP_CFG */ #define WM5100_GP4_OP_CFG_SHIFT 9 /* GP4_OP_CFG */ #define WM5100_GP4_OP_CFG_WIDTH 1 /* GP4_OP_CFG */ #define WM5100_GP4_DB 0x0100 /* GP4_DB */ #define WM5100_GP4_DB_MASK 0x0100 /* GP4_DB */ #define WM5100_GP4_DB_SHIFT 8 /* GP4_DB */ #define WM5100_GP4_DB_WIDTH 1 /* GP4_DB */ #define WM5100_GP4_LVL 0x0040 /* GP4_LVL */ #define WM5100_GP4_LVL_MASK 0x0040 /* GP4_LVL */ #define WM5100_GP4_LVL_SHIFT 6 /* GP4_LVL */ #define WM5100_GP4_LVL_WIDTH 1 /* GP4_LVL */ #define WM5100_GP4_FN_MASK 0x003F /* GP4_FN - [5:0] */ #define WM5100_GP4_FN_SHIFT 0 /* GP4_FN - [5:0] */ #define WM5100_GP4_FN_WIDTH 6 /* GP4_FN - [5:0] */ /* * R3076 (0xC04) - GPIO CTRL 5 */ #define WM5100_GP5_DIR 0x8000 /* GP5_DIR */ #define WM5100_GP5_DIR_MASK 0x8000 /* GP5_DIR */ #define WM5100_GP5_DIR_SHIFT 15 /* GP5_DIR */ #define WM5100_GP5_DIR_WIDTH 1 /* GP5_DIR */ #define WM5100_GP5_PU 0x4000 /* GP5_PU */ #define WM5100_GP5_PU_MASK 0x4000 /* GP5_PU */ #define WM5100_GP5_PU_SHIFT 14 /* GP5_PU */ #define WM5100_GP5_PU_WIDTH 1 /* GP5_PU */ #define WM5100_GP5_PD 0x2000 /* GP5_PD */ #define WM5100_GP5_PD_MASK 0x2000 /* GP5_PD */ #define WM5100_GP5_PD_SHIFT 13 /* GP5_PD */ #define WM5100_GP5_PD_WIDTH 1 /* GP5_PD */ #define WM5100_GP5_POL 0x0400 /* GP5_POL */ #define WM5100_GP5_POL_MASK 0x0400 /* GP5_POL */ #define WM5100_GP5_POL_SHIFT 10 /* GP5_POL */ #define WM5100_GP5_POL_WIDTH 1 /* GP5_POL */ #define WM5100_GP5_OP_CFG 0x0200 /* GP5_OP_CFG */ #define WM5100_GP5_OP_CFG_MASK 0x0200 /* GP5_OP_CFG */ #define WM5100_GP5_OP_CFG_SHIFT 9 /* GP5_OP_CFG */ #define WM5100_GP5_OP_CFG_WIDTH 1 /* GP5_OP_CFG */ #define WM5100_GP5_DB 0x0100 /* GP5_DB */ #define WM5100_GP5_DB_MASK 0x0100 /* GP5_DB */ #define WM5100_GP5_DB_SHIFT 8 /* GP5_DB */ #define WM5100_GP5_DB_WIDTH 1 /* GP5_DB */ #define WM5100_GP5_LVL 0x0040 /* GP5_LVL */ #define WM5100_GP5_LVL_MASK 0x0040 /* GP5_LVL */ #define WM5100_GP5_LVL_SHIFT 6 /* GP5_LVL */ #define WM5100_GP5_LVL_WIDTH 1 /* GP5_LVL */ #define WM5100_GP5_FN_MASK 0x003F /* GP5_FN - [5:0] */ #define WM5100_GP5_FN_SHIFT 0 /* GP5_FN - [5:0] */ #define WM5100_GP5_FN_WIDTH 6 /* GP5_FN - [5:0] */ /* * R3077 (0xC05) - GPIO CTRL 6 */ #define WM5100_GP6_DIR 0x8000 /* GP6_DIR */ #define WM5100_GP6_DIR_MASK 0x8000 /* GP6_DIR */ #define WM5100_GP6_DIR_SHIFT 15 /* GP6_DIR */ #define WM5100_GP6_DIR_WIDTH 1 /* GP6_DIR */ #define WM5100_GP6_PU 0x4000 /* GP6_PU */ #define WM5100_GP6_PU_MASK 0x4000 /* GP6_PU */ #define WM5100_GP6_PU_SHIFT 14 /* GP6_PU */ #define WM5100_GP6_PU_WIDTH 1 /* GP6_PU */ #define WM5100_GP6_PD 0x2000 /* GP6_PD */ #define WM5100_GP6_PD_MASK 0x2000 /* GP6_PD */ #define WM5100_GP6_PD_SHIFT 13 /* GP6_PD */ #define WM5100_GP6_PD_WIDTH 1 /* GP6_PD */ #define WM5100_GP6_POL 0x0400 /* GP6_POL */ #define WM5100_GP6_POL_MASK 0x0400 /* GP6_POL */ #define WM5100_GP6_POL_SHIFT 10 /* GP6_POL */ #define WM5100_GP6_POL_WIDTH 1 /* GP6_POL */ #define WM5100_GP6_OP_CFG 0x0200 /* GP6_OP_CFG */ #define WM5100_GP6_OP_CFG_MASK 0x0200 /* GP6_OP_CFG */ #define WM5100_GP6_OP_CFG_SHIFT 9 /* GP6_OP_CFG */ #define WM5100_GP6_OP_CFG_WIDTH 1 /* GP6_OP_CFG */ #define WM5100_GP6_DB 0x0100 /* GP6_DB */ #define WM5100_GP6_DB_MASK 0x0100 /* GP6_DB */ #define WM5100_GP6_DB_SHIFT 8 /* GP6_DB */ #define WM5100_GP6_DB_WIDTH 1 /* GP6_DB */ #define WM5100_GP6_LVL 0x0040 /* GP6_LVL */ #define WM5100_GP6_LVL_MASK 0x0040 /* GP6_LVL */ #define WM5100_GP6_LVL_SHIFT 6 /* GP6_LVL */ #define WM5100_GP6_LVL_WIDTH 1 /* GP6_LVL */ #define WM5100_GP6_FN_MASK 0x003F /* GP6_FN - [5:0] */ #define WM5100_GP6_FN_SHIFT 0 /* GP6_FN - [5:0] */ #define WM5100_GP6_FN_WIDTH 6 /* GP6_FN - [5:0] */ /* * R3107 (0xC23) - Misc Pad Ctrl 1 */ #define WM5100_LDO1ENA_PD 0x8000 /* LDO1ENA_PD */ #define WM5100_LDO1ENA_PD_MASK 0x8000 /* LDO1ENA_PD */ #define WM5100_LDO1ENA_PD_SHIFT 15 /* LDO1ENA_PD */ #define WM5100_LDO1ENA_PD_WIDTH 1 /* LDO1ENA_PD */ #define WM5100_MCLK2_PD 0x2000 /* MCLK2_PD */ #define WM5100_MCLK2_PD_MASK 0x2000 /* MCLK2_PD */ #define WM5100_MCLK2_PD_SHIFT 13 /* MCLK2_PD */ #define WM5100_MCLK2_PD_WIDTH 1 /* MCLK2_PD */ #define WM5100_MCLK1_PD 0x1000 /* MCLK1_PD */ #define WM5100_MCLK1_PD_MASK 0x1000 /* MCLK1_PD */ #define WM5100_MCLK1_PD_SHIFT 12 /* MCLK1_PD */ #define WM5100_MCLK1_PD_WIDTH 1 /* MCLK1_PD */ #define WM5100_RESET_PU 0x0002 /* RESET_PU */ #define WM5100_RESET_PU_MASK 0x0002 /* RESET_PU */ #define WM5100_RESET_PU_SHIFT 1 /* RESET_PU */ #define WM5100_RESET_PU_WIDTH 1 /* RESET_PU */ #define WM5100_ADDR_PD 0x0001 /* ADDR_PD */ #define WM5100_ADDR_PD_MASK 0x0001 /* ADDR_PD */ #define WM5100_ADDR_PD_SHIFT 0 /* ADDR_PD */ #define WM5100_ADDR_PD_WIDTH 1 /* ADDR_PD */ /* * R3108 (0xC24) - Misc Pad Ctrl 2 */ #define WM5100_DMICDAT4_PD 0x0008 /* DMICDAT4_PD */ #define WM5100_DMICDAT4_PD_MASK 0x0008 /* DMICDAT4_PD */ #define WM5100_DMICDAT4_PD_SHIFT 3 /* DMICDAT4_PD */ #define WM5100_DMICDAT4_PD_WIDTH 1 /* DMICDAT4_PD */ #define WM5100_DMICDAT3_PD 0x0004 /* DMICDAT3_PD */ #define WM5100_DMICDAT3_PD_MASK 0x0004 /* DMICDAT3_PD */ #define WM5100_DMICDAT3_PD_SHIFT 2 /* DMICDAT3_PD */ #define WM5100_DMICDAT3_PD_WIDTH 1 /* DMICDAT3_PD */ #define WM5100_DMICDAT2_PD 0x0002 /* DMICDAT2_PD */ #define WM5100_DMICDAT2_PD_MASK 0x0002 /* DMICDAT2_PD */ #define WM5100_DMICDAT2_PD_SHIFT 1 /* DMICDAT2_PD */ #define WM5100_DMICDAT2_PD_WIDTH 1 /* DMICDAT2_PD */ #define WM5100_DMICDAT1_PD 0x0001 /* DMICDAT1_PD */ #define WM5100_DMICDAT1_PD_MASK 0x0001 /* DMICDAT1_PD */ #define WM5100_DMICDAT1_PD_SHIFT 0 /* DMICDAT1_PD */ #define WM5100_DMICDAT1_PD_WIDTH 1 /* DMICDAT1_PD */ /* * R3109 (0xC25) - Misc Pad Ctrl 3 */ #define WM5100_AIF1RXLRCLK_PU 0x0020 /* AIF1RXLRCLK_PU */ #define WM5100_AIF1RXLRCLK_PU_MASK 0x0020 /* AIF1RXLRCLK_PU */ #define WM5100_AIF1RXLRCLK_PU_SHIFT 5 /* AIF1RXLRCLK_PU */ #define WM5100_AIF1RXLRCLK_PU_WIDTH 1 /* AIF1RXLRCLK_PU */ #define WM5100_AIF1RXLRCLK_PD 0x0010 /* AIF1RXLRCLK_PD */ #define WM5100_AIF1RXLRCLK_PD_MASK 0x0010 /* AIF1RXLRCLK_PD */ #define WM5100_AIF1RXLRCLK_PD_SHIFT 4 /* AIF1RXLRCLK_PD */ #define WM5100_AIF1RXLRCLK_PD_WIDTH 1 /* AIF1RXLRCLK_PD */ #define WM5100_AIF1BCLK_PU 0x0008 /* AIF1BCLK_PU */ #define WM5100_AIF1BCLK_PU_MASK 0x0008 /* AIF1BCLK_PU */ #define WM5100_AIF1BCLK_PU_SHIFT 3 /* AIF1BCLK_PU */ #define WM5100_AIF1BCLK_PU_WIDTH 1 /* AIF1BCLK_PU */ #define WM5100_AIF1BCLK_PD 0x0004 /* AIF1BCLK_PD */ #define WM5100_AIF1BCLK_PD_MASK 0x0004 /* AIF1BCLK_PD */ #define WM5100_AIF1BCLK_PD_SHIFT 2 /* AIF1BCLK_PD */ #define WM5100_AIF1BCLK_PD_WIDTH 1 /* AIF1BCLK_PD */ #define WM5100_AIF1RXDAT_PU 0x0002 /* AIF1RXDAT_PU */ #define WM5100_AIF1RXDAT_PU_MASK 0x0002 /* AIF1RXDAT_PU */ #define WM5100_AIF1RXDAT_PU_SHIFT 1 /* AIF1RXDAT_PU */ #define WM5100_AIF1RXDAT_PU_WIDTH 1 /* AIF1RXDAT_PU */ #define WM5100_AIF1RXDAT_PD 0x0001 /* AIF1RXDAT_PD */ #define WM5100_AIF1RXDAT_PD_MASK 0x0001 /* AIF1RXDAT_PD */ #define WM5100_AIF1RXDAT_PD_SHIFT 0 /* AIF1RXDAT_PD */ #define WM5100_AIF1RXDAT_PD_WIDTH 1 /* AIF1RXDAT_PD */ /* * R3110 (0xC26) - Misc Pad Ctrl 4 */ #define WM5100_AIF2RXLRCLK_PU 0x0020 /* AIF2RXLRCLK_PU */ #define WM5100_AIF2RXLRCLK_PU_MASK 0x0020 /* AIF2RXLRCLK_PU */ #define WM5100_AIF2RXLRCLK_PU_SHIFT 5 /* AIF2RXLRCLK_PU */ #define WM5100_AIF2RXLRCLK_PU_WIDTH 1 /* AIF2RXLRCLK_PU */ #define WM5100_AIF2RXLRCLK_PD 0x0010 /* AIF2RXLRCLK_PD */ #define WM5100_AIF2RXLRCLK_PD_MASK 0x0010 /* AIF2RXLRCLK_PD */ #define WM5100_AIF2RXLRCLK_PD_SHIFT 4 /* AIF2RXLRCLK_PD */ #define WM5100_AIF2RXLRCLK_PD_WIDTH 1 /* AIF2RXLRCLK_PD */ #define WM5100_AIF2BCLK_PU 0x0008 /* AIF2BCLK_PU */ #define WM5100_AIF2BCLK_PU_MASK 0x0008 /* AIF2BCLK_PU */ #define WM5100_AIF2BCLK_PU_SHIFT 3 /* AIF2BCLK_PU */ #define WM5100_AIF2BCLK_PU_WIDTH 1 /* AIF2BCLK_PU */ #define WM5100_AIF2BCLK_PD 0x0004 /* AIF2BCLK_PD */ #define WM5100_AIF2BCLK_PD_MASK 0x0004 /* AIF2BCLK_PD */ #define WM5100_AIF2BCLK_PD_SHIFT 2 /* AIF2BCLK_PD */ #define WM5100_AIF2BCLK_PD_WIDTH 1 /* AIF2BCLK_PD */ #define WM5100_AIF2RXDAT_PU 0x0002 /* AIF2RXDAT_PU */ #define WM5100_AIF2RXDAT_PU_MASK 0x0002 /* AIF2RXDAT_PU */ #define WM5100_AIF2RXDAT_PU_SHIFT 1 /* AIF2RXDAT_PU */ #define WM5100_AIF2RXDAT_PU_WIDTH 1 /* AIF2RXDAT_PU */ #define WM5100_AIF2RXDAT_PD 0x0001 /* AIF2RXDAT_PD */ #define WM5100_AIF2RXDAT_PD_MASK 0x0001 /* AIF2RXDAT_PD */ #define WM5100_AIF2RXDAT_PD_SHIFT 0 /* AIF2RXDAT_PD */ #define WM5100_AIF2RXDAT_PD_WIDTH 1 /* AIF2RXDAT_PD */ /* * R3111 (0xC27) - Misc Pad Ctrl 5 */ #define WM5100_AIF3RXLRCLK_PU 0x0020 /* AIF3RXLRCLK_PU */ #define WM5100_AIF3RXLRCLK_PU_MASK 0x0020 /* AIF3RXLRCLK_PU */ #define WM5100_AIF3RXLRCLK_PU_SHIFT 5 /* AIF3RXLRCLK_PU */ #define WM5100_AIF3RXLRCLK_PU_WIDTH 1 /* AIF3RXLRCLK_PU */ #define WM5100_AIF3RXLRCLK_PD 0x0010 /* AIF3RXLRCLK_PD */ #define WM5100_AIF3RXLRCLK_PD_MASK 0x0010 /* AIF3RXLRCLK_PD */ #define WM5100_AIF3RXLRCLK_PD_SHIFT 4 /* AIF3RXLRCLK_PD */ #define WM5100_AIF3RXLRCLK_PD_WIDTH 1 /* AIF3RXLRCLK_PD */ #define WM5100_AIF3BCLK_PU 0x0008 /* AIF3BCLK_PU */ #define WM5100_AIF3BCLK_PU_MASK 0x0008 /* AIF3BCLK_PU */ #define WM5100_AIF3BCLK_PU_SHIFT 3 /* AIF3BCLK_PU */ #define WM5100_AIF3BCLK_PU_WIDTH 1 /* AIF3BCLK_PU */ #define WM5100_AIF3BCLK_PD 0x0004 /* AIF3BCLK_PD */ #define WM5100_AIF3BCLK_PD_MASK 0x0004 /* AIF3BCLK_PD */ #define WM5100_AIF3BCLK_PD_SHIFT 2 /* AIF3BCLK_PD */ #define WM5100_AIF3BCLK_PD_WIDTH 1 /* AIF3BCLK_PD */ #define WM5100_AIF3RXDAT_PU 0x0002 /* AIF3RXDAT_PU */ #define WM5100_AIF3RXDAT_PU_MASK 0x0002 /* AIF3RXDAT_PU */ #define WM5100_AIF3RXDAT_PU_SHIFT 1 /* AIF3RXDAT_PU */ #define WM5100_AIF3RXDAT_PU_WIDTH 1 /* AIF3RXDAT_PU */ #define WM5100_AIF3RXDAT_PD 0x0001 /* AIF3RXDAT_PD */ #define WM5100_AIF3RXDAT_PD_MASK 0x0001 /* AIF3RXDAT_PD */ #define WM5100_AIF3RXDAT_PD_SHIFT 0 /* AIF3RXDAT_PD */ #define WM5100_AIF3RXDAT_PD_WIDTH 1 /* AIF3RXDAT_PD */ /* * R3112 (0xC28) - Misc GPIO 1 */ #define WM5100_OPCLK_SEL_MASK 0x0003 /* OPCLK_SEL - [1:0] */ #define WM5100_OPCLK_SEL_SHIFT 0 /* OPCLK_SEL - [1:0] */ #define WM5100_OPCLK_SEL_WIDTH 2 /* OPCLK_SEL - [1:0] */ /* * R3328 (0xD00) - Interrupt Status 1 */ #define WM5100_GP6_EINT 0x0020 /* GP6_EINT */ #define WM5100_GP6_EINT_MASK 0x0020 /* GP6_EINT */ #define WM5100_GP6_EINT_SHIFT 5 /* GP6_EINT */ #define WM5100_GP6_EINT_WIDTH 1 /* GP6_EINT */ #define WM5100_GP5_EINT 0x0010 /* GP5_EINT */ #define WM5100_GP5_EINT_MASK 0x0010 /* GP5_EINT */ #define WM5100_GP5_EINT_SHIFT 4 /* GP5_EINT */ #define WM5100_GP5_EINT_WIDTH 1 /* GP5_EINT */ #define WM5100_GP4_EINT 0x0008 /* GP4_EINT */ #define WM5100_GP4_EINT_MASK 0x0008 /* GP4_EINT */ #define WM5100_GP4_EINT_SHIFT 3 /* GP4_EINT */ #define WM5100_GP4_EINT_WIDTH 1 /* GP4_EINT */ #define WM5100_GP3_EINT 0x0004 /* GP3_EINT */ #define WM5100_GP3_EINT_MASK 0x0004 /* GP3_EINT */ #define WM5100_GP3_EINT_SHIFT 2 /* GP3_EINT */ #define WM5100_GP3_EINT_WIDTH 1 /* GP3_EINT */ #define WM5100_GP2_EINT 0x0002 /* GP2_EINT */ #define WM5100_GP2_EINT_MASK 0x0002 /* GP2_EINT */ #define WM5100_GP2_EINT_SHIFT 1 /* GP2_EINT */ #define WM5100_GP2_EINT_WIDTH 1 /* GP2_EINT */ #define WM5100_GP1_EINT 0x0001 /* GP1_EINT */ #define WM5100_GP1_EINT_MASK 0x0001 /* GP1_EINT */ #define WM5100_GP1_EINT_SHIFT 0 /* GP1_EINT */ #define WM5100_GP1_EINT_WIDTH 1 /* GP1_EINT */ /* * R3329 (0xD01) - Interrupt Status 2 */ #define WM5100_DSP_IRQ6_EINT 0x0020 /* DSP_IRQ6_EINT */ #define WM5100_DSP_IRQ6_EINT_MASK 0x0020 /* DSP_IRQ6_EINT */ #define WM5100_DSP_IRQ6_EINT_SHIFT 5 /* DSP_IRQ6_EINT */ #define WM5100_DSP_IRQ6_EINT_WIDTH 1 /* DSP_IRQ6_EINT */ #define WM5100_DSP_IRQ5_EINT 0x0010 /* DSP_IRQ5_EINT */ #define WM5100_DSP_IRQ5_EINT_MASK 0x0010 /* DSP_IRQ5_EINT */ #define WM5100_DSP_IRQ5_EINT_SHIFT 4 /* DSP_IRQ5_EINT */ #define WM5100_DSP_IRQ5_EINT_WIDTH 1 /* DSP_IRQ5_EINT */ #define WM5100_DSP_IRQ4_EINT 0x0008 /* DSP_IRQ4_EINT */ #define WM5100_DSP_IRQ4_EINT_MASK 0x0008 /* DSP_IRQ4_EINT */ #define WM5100_DSP_IRQ4_EINT_SHIFT 3 /* DSP_IRQ4_EINT */ #define WM5100_DSP_IRQ4_EINT_WIDTH 1 /* DSP_IRQ4_EINT */ #define WM5100_DSP_IRQ3_EINT 0x0004 /* DSP_IRQ3_EINT */ #define WM5100_DSP_IRQ3_EINT_MASK 0x0004 /* DSP_IRQ3_EINT */ #define WM5100_DSP_IRQ3_EINT_SHIFT 2 /* DSP_IRQ3_EINT */ #define WM5100_DSP_IRQ3_EINT_WIDTH 1 /* DSP_IRQ3_EINT */ #define WM5100_DSP_IRQ2_EINT 0x0002 /* DSP_IRQ2_EINT */ #define WM5100_DSP_IRQ2_EINT_MASK 0x0002 /* DSP_IRQ2_EINT */ #define WM5100_DSP_IRQ2_EINT_SHIFT 1 /* DSP_IRQ2_EINT */ #define WM5100_DSP_IRQ2_EINT_WIDTH 1 /* DSP_IRQ2_EINT */ #define WM5100_DSP_IRQ1_EINT 0x0001 /* DSP_IRQ1_EINT */ #define WM5100_DSP_IRQ1_EINT_MASK 0x0001 /* DSP_IRQ1_EINT */ #define WM5100_DSP_IRQ1_EINT_SHIFT 0 /* DSP_IRQ1_EINT */ #define WM5100_DSP_IRQ1_EINT_WIDTH 1 /* DSP_IRQ1_EINT */ /* * R3330 (0xD02) - Interrupt Status 3 */ #define WM5100_SPK_SHUTDOWN_WARN_EINT 0x8000 /* SPK_SHUTDOWN_WARN_EINT */ #define WM5100_SPK_SHUTDOWN_WARN_EINT_MASK 0x8000 /* SPK_SHUTDOWN_WARN_EINT */ #define WM5100_SPK_SHUTDOWN_WARN_EINT_SHIFT 15 /* SPK_SHUTDOWN_WARN_EINT */ #define WM5100_SPK_SHUTDOWN_WARN_EINT_WIDTH 1 /* SPK_SHUTDOWN_WARN_EINT */ #define WM5100_SPK_SHUTDOWN_EINT 0x4000 /* SPK_SHUTDOWN_EINT */ #define WM5100_SPK_SHUTDOWN_EINT_MASK 0x4000 /* SPK_SHUTDOWN_EINT */ #define WM5100_SPK_SHUTDOWN_EINT_SHIFT 14 /* SPK_SHUTDOWN_EINT */ #define WM5100_SPK_SHUTDOWN_EINT_WIDTH 1 /* SPK_SHUTDOWN_EINT */ #define WM5100_HPDET_EINT 0x2000 /* HPDET_EINT */ #define WM5100_HPDET_EINT_MASK 0x2000 /* HPDET_EINT */ #define WM5100_HPDET_EINT_SHIFT 13 /* HPDET_EINT */ #define WM5100_HPDET_EINT_WIDTH 1 /* HPDET_EINT */ #define WM5100_ACCDET_EINT 0x1000 /* ACCDET_EINT */ #define WM5100_ACCDET_EINT_MASK 0x1000 /* ACCDET_EINT */ #define WM5100_ACCDET_EINT_SHIFT 12 /* ACCDET_EINT */ #define WM5100_ACCDET_EINT_WIDTH 1 /* ACCDET_EINT */ #define WM5100_DRC_SIG_DET_EINT 0x0200 /* DRC_SIG_DET_EINT */ #define WM5100_DRC_SIG_DET_EINT_MASK 0x0200 /* DRC_SIG_DET_EINT */ #define WM5100_DRC_SIG_DET_EINT_SHIFT 9 /* DRC_SIG_DET_EINT */ #define WM5100_DRC_SIG_DET_EINT_WIDTH 1 /* DRC_SIG_DET_EINT */ #define WM5100_ASRC2_LOCK_EINT 0x0100 /* ASRC2_LOCK_EINT */ #define WM5100_ASRC2_LOCK_EINT_MASK 0x0100 /* ASRC2_LOCK_EINT */ #define WM5100_ASRC2_LOCK_EINT_SHIFT 8 /* ASRC2_LOCK_EINT */ #define WM5100_ASRC2_LOCK_EINT_WIDTH 1 /* ASRC2_LOCK_EINT */ #define WM5100_ASRC1_LOCK_EINT 0x0080 /* ASRC1_LOCK_EINT */ #define WM5100_ASRC1_LOCK_EINT_MASK 0x0080 /* ASRC1_LOCK_EINT */ #define WM5100_ASRC1_LOCK_EINT_SHIFT 7 /* ASRC1_LOCK_EINT */ #define WM5100_ASRC1_LOCK_EINT_WIDTH 1 /* ASRC1_LOCK_EINT */ #define WM5100_FLL2_LOCK_EINT 0x0008 /* FLL2_LOCK_EINT */ #define WM5100_FLL2_LOCK_EINT_MASK 0x0008 /* FLL2_LOCK_EINT */ #define WM5100_FLL2_LOCK_EINT_SHIFT 3 /* FLL2_LOCK_EINT */ #define WM5100_FLL2_LOCK_EINT_WIDTH 1 /* FLL2_LOCK_EINT */ #define WM5100_FLL1_LOCK_EINT 0x0004 /* FLL1_LOCK_EINT */ #define WM5100_FLL1_LOCK_EINT_MASK 0x0004 /* FLL1_LOCK_EINT */ #define WM5100_FLL1_LOCK_EINT_SHIFT 2 /* FLL1_LOCK_EINT */ #define WM5100_FLL1_LOCK_EINT_WIDTH 1 /* FLL1_LOCK_EINT */ #define WM5100_CLKGEN_ERR_EINT 0x0002 /* CLKGEN_ERR_EINT */ #define WM5100_CLKGEN_ERR_EINT_MASK 0x0002 /* CLKGEN_ERR_EINT */ #define WM5100_CLKGEN_ERR_EINT_SHIFT 1 /* CLKGEN_ERR_EINT */ #define WM5100_CLKGEN_ERR_EINT_WIDTH 1 /* CLKGEN_ERR_EINT */ #define WM5100_CLKGEN_ERR_ASYNC_EINT 0x0001 /* CLKGEN_ERR_ASYNC_EINT */ #define WM5100_CLKGEN_ERR_ASYNC_EINT_MASK 0x0001 /* CLKGEN_ERR_ASYNC_EINT */ #define WM5100_CLKGEN_ERR_ASYNC_EINT_SHIFT 0 /* CLKGEN_ERR_ASYNC_EINT */ #define WM5100_CLKGEN_ERR_ASYNC_EINT_WIDTH 1 /* CLKGEN_ERR_ASYNC_EINT */ /* * R3331 (0xD03) - Interrupt Status 4 */ #define WM5100_AIF3_ERR_EINT 0x2000 /* AIF3_ERR_EINT */ #define WM5100_AIF3_ERR_EINT_MASK 0x2000 /* AIF3_ERR_EINT */ #define WM5100_AIF3_ERR_EINT_SHIFT 13 /* AIF3_ERR_EINT */ #define WM5100_AIF3_ERR_EINT_WIDTH 1 /* AIF3_ERR_EINT */ #define WM5100_AIF2_ERR_EINT 0x1000 /* AIF2_ERR_EINT */ #define WM5100_AIF2_ERR_EINT_MASK 0x1000 /* AIF2_ERR_EINT */ #define WM5100_AIF2_ERR_EINT_SHIFT 12 /* AIF2_ERR_EINT */ #define WM5100_AIF2_ERR_EINT_WIDTH 1 /* AIF2_ERR_EINT */ #define WM5100_AIF1_ERR_EINT 0x0800 /* AIF1_ERR_EINT */ #define WM5100_AIF1_ERR_EINT_MASK 0x0800 /* AIF1_ERR_EINT */ #define WM5100_AIF1_ERR_EINT_SHIFT 11 /* AIF1_ERR_EINT */ #define WM5100_AIF1_ERR_EINT_WIDTH 1 /* AIF1_ERR_EINT */ #define WM5100_CTRLIF_ERR_EINT 0x0400 /* CTRLIF_ERR_EINT */ #define WM5100_CTRLIF_ERR_EINT_MASK 0x0400 /* CTRLIF_ERR_EINT */ #define WM5100_CTRLIF_ERR_EINT_SHIFT 10 /* CTRLIF_ERR_EINT */ #define WM5100_CTRLIF_ERR_EINT_WIDTH 1 /* CTRLIF_ERR_EINT */ #define WM5100_ISRC2_UNDERCLOCKED_EINT 0x0200 /* ISRC2_UNDERCLOCKED_EINT */ #define WM5100_ISRC2_UNDERCLOCKED_EINT_MASK 0x0200 /* ISRC2_UNDERCLOCKED_EINT */ #define WM5100_ISRC2_UNDERCLOCKED_EINT_SHIFT 9 /* ISRC2_UNDERCLOCKED_EINT */ #define WM5100_ISRC2_UNDERCLOCKED_EINT_WIDTH 1 /* ISRC2_UNDERCLOCKED_EINT */ #define WM5100_ISRC1_UNDERCLOCKED_EINT 0x0100 /* ISRC1_UNDERCLOCKED_EINT */ #define WM5100_ISRC1_UNDERCLOCKED_EINT_MASK 0x0100 /* ISRC1_UNDERCLOCKED_EINT */ #define WM5100_ISRC1_UNDERCLOCKED_EINT_SHIFT 8 /* ISRC1_UNDERCLOCKED_EINT */ #define WM5100_ISRC1_UNDERCLOCKED_EINT_WIDTH 1 /* ISRC1_UNDERCLOCKED_EINT */ #define WM5100_FX_UNDERCLOCKED_EINT 0x0080 /* FX_UNDERCLOCKED_EINT */ #define WM5100_FX_UNDERCLOCKED_EINT_MASK 0x0080 /* FX_UNDERCLOCKED_EINT */ #define WM5100_FX_UNDERCLOCKED_EINT_SHIFT 7 /* FX_UNDERCLOCKED_EINT */ #define WM5100_FX_UNDERCLOCKED_EINT_WIDTH 1 /* FX_UNDERCLOCKED_EINT */ #define WM5100_AIF3_UNDERCLOCKED_EINT 0x0040 /* AIF3_UNDERCLOCKED_EINT */ #define WM5100_AIF3_UNDERCLOCKED_EINT_MASK 0x0040 /* AIF3_UNDERCLOCKED_EINT */ #define WM5100_AIF3_UNDERCLOCKED_EINT_SHIFT 6 /* AIF3_UNDERCLOCKED_EINT */ #define WM5100_AIF3_UNDERCLOCKED_EINT_WIDTH 1 /* AIF3_UNDERCLOCKED_EINT */ #define WM5100_AIF2_UNDERCLOCKED_EINT 0x0020 /* AIF2_UNDERCLOCKED_EINT */ #define WM5100_AIF2_UNDERCLOCKED_EINT_MASK 0x0020 /* AIF2_UNDERCLOCKED_EINT */ #define WM5100_AIF2_UNDERCLOCKED_EINT_SHIFT 5 /* AIF2_UNDERCLOCKED_EINT */ #define WM5100_AIF2_UNDERCLOCKED_EINT_WIDTH 1 /* AIF2_UNDERCLOCKED_EINT */ #define WM5100_AIF1_UNDERCLOCKED_EINT 0x0010 /* AIF1_UNDERCLOCKED_EINT */ #define WM5100_AIF1_UNDERCLOCKED_EINT_MASK 0x0010 /* AIF1_UNDERCLOCKED_EINT */ #define WM5100_AIF1_UNDERCLOCKED_EINT_SHIFT 4 /* AIF1_UNDERCLOCKED_EINT */ #define WM5100_AIF1_UNDERCLOCKED_EINT_WIDTH 1 /* AIF1_UNDERCLOCKED_EINT */ #define WM5100_ASRC_UNDERCLOCKED_EINT 0x0008 /* ASRC_UNDERCLOCKED_EINT */ #define WM5100_ASRC_UNDERCLOCKED_EINT_MASK 0x0008 /* ASRC_UNDERCLOCKED_EINT */ #define WM5100_ASRC_UNDERCLOCKED_EINT_SHIFT 3 /* ASRC_UNDERCLOCKED_EINT */ #define WM5100_ASRC_UNDERCLOCKED_EINT_WIDTH 1 /* ASRC_UNDERCLOCKED_EINT */ #define WM5100_DAC_UNDERCLOCKED_EINT 0x0004 /* DAC_UNDERCLOCKED_EINT */ #define WM5100_DAC_UNDERCLOCKED_EINT_MASK 0x0004 /* DAC_UNDERCLOCKED_EINT */ #define WM5100_DAC_UNDERCLOCKED_EINT_SHIFT 2 /* DAC_UNDERCLOCKED_EINT */ #define WM5100_DAC_UNDERCLOCKED_EINT_WIDTH 1 /* DAC_UNDERCLOCKED_EINT */ #define WM5100_ADC_UNDERCLOCKED_EINT 0x0002 /* ADC_UNDERCLOCKED_EINT */ #define WM5100_ADC_UNDERCLOCKED_EINT_MASK 0x0002 /* ADC_UNDERCLOCKED_EINT */ #define WM5100_ADC_UNDERCLOCKED_EINT_SHIFT 1 /* ADC_UNDERCLOCKED_EINT */ #define WM5100_ADC_UNDERCLOCKED_EINT_WIDTH 1 /* ADC_UNDERCLOCKED_EINT */ #define WM5100_MIXER_UNDERCLOCKED_EINT 0x0001 /* MIXER_UNDERCLOCKED_EINT */ #define WM5100_MIXER_UNDERCLOCKED_EINT_MASK 0x0001 /* MIXER_UNDERCLOCKED_EINT */ #define WM5100_MIXER_UNDERCLOCKED_EINT_SHIFT 0 /* MIXER_UNDERCLOCKED_EINT */ #define WM5100_MIXER_UNDERCLOCKED_EINT_WIDTH 1 /* MIXER_UNDERCLOCKED_EINT */ /* * R3332 (0xD04) - Interrupt Raw Status 2 */ #define WM5100_DSP_IRQ6_STS 0x0020 /* DSP_IRQ6_STS */ #define WM5100_DSP_IRQ6_STS_MASK 0x0020 /* DSP_IRQ6_STS */ #define WM5100_DSP_IRQ6_STS_SHIFT 5 /* DSP_IRQ6_STS */ #define WM5100_DSP_IRQ6_STS_WIDTH 1 /* DSP_IRQ6_STS */ #define WM5100_DSP_IRQ5_STS 0x0010 /* DSP_IRQ5_STS */ #define WM5100_DSP_IRQ5_STS_MASK 0x0010 /* DSP_IRQ5_STS */ #define WM5100_DSP_IRQ5_STS_SHIFT 4 /* DSP_IRQ5_STS */ #define WM5100_DSP_IRQ5_STS_WIDTH 1 /* DSP_IRQ5_STS */ #define WM5100_DSP_IRQ4_STS 0x0008 /* DSP_IRQ4_STS */ #define WM5100_DSP_IRQ4_STS_MASK 0x0008 /* DSP_IRQ4_STS */ #define WM5100_DSP_IRQ4_STS_SHIFT 3 /* DSP_IRQ4_STS */ #define WM5100_DSP_IRQ4_STS_WIDTH 1 /* DSP_IRQ4_STS */ #define WM5100_DSP_IRQ3_STS 0x0004 /* DSP_IRQ3_STS */ #define WM5100_DSP_IRQ3_STS_MASK 0x0004 /* DSP_IRQ3_STS */ #define WM5100_DSP_IRQ3_STS_SHIFT 2 /* DSP_IRQ3_STS */ #define WM5100_DSP_IRQ3_STS_WIDTH 1 /* DSP_IRQ3_STS */ #define WM5100_DSP_IRQ2_STS 0x0002 /* DSP_IRQ2_STS */ #define WM5100_DSP_IRQ2_STS_MASK 0x0002 /* DSP_IRQ2_STS */ #define WM5100_DSP_IRQ2_STS_SHIFT 1 /* DSP_IRQ2_STS */ #define WM5100_DSP_IRQ2_STS_WIDTH 1 /* DSP_IRQ2_STS */ #define WM5100_DSP_IRQ1_STS 0x0001 /* DSP_IRQ1_STS */ #define WM5100_DSP_IRQ1_STS_MASK 0x0001 /* DSP_IRQ1_STS */ #define WM5100_DSP_IRQ1_STS_SHIFT 0 /* DSP_IRQ1_STS */ #define WM5100_DSP_IRQ1_STS_WIDTH 1 /* DSP_IRQ1_STS */ /* * R3333 (0xD05) - Interrupt Raw Status 3 */ #define WM5100_SPK_SHUTDOWN_WARN_STS 0x8000 /* SPK_SHUTDOWN_WARN_STS */ #define WM5100_SPK_SHUTDOWN_WARN_STS_MASK 0x8000 /* SPK_SHUTDOWN_WARN_STS */ #define WM5100_SPK_SHUTDOWN_WARN_STS_SHIFT 15 /* SPK_SHUTDOWN_WARN_STS */ #define WM5100_SPK_SHUTDOWN_WARN_STS_WIDTH 1 /* SPK_SHUTDOWN_WARN_STS */ #define WM5100_SPK_SHUTDOWN_STS 0x4000 /* SPK_SHUTDOWN_STS */ #define WM5100_SPK_SHUTDOWN_STS_MASK 0x4000 /* SPK_SHUTDOWN_STS */ #define WM5100_SPK_SHUTDOWN_STS_SHIFT 14 /* SPK_SHUTDOWN_STS */ #define WM5100_SPK_SHUTDOWN_STS_WIDTH 1 /* SPK_SHUTDOWN_STS */ #define WM5100_HPDET_STS 0x2000 /* HPDET_STS */ #define WM5100_HPDET_STS_MASK 0x2000 /* HPDET_STS */ #define WM5100_HPDET_STS_SHIFT 13 /* HPDET_STS */ #define WM5100_HPDET_STS_WIDTH 1 /* HPDET_STS */ #define WM5100_DRC_SID_DET_STS 0x0200 /* DRC_SID_DET_STS */ #define WM5100_DRC_SID_DET_STS_MASK 0x0200 /* DRC_SID_DET_STS */ #define WM5100_DRC_SID_DET_STS_SHIFT 9 /* DRC_SID_DET_STS */ #define WM5100_DRC_SID_DET_STS_WIDTH 1 /* DRC_SID_DET_STS */ #define WM5100_ASRC2_LOCK_STS 0x0100 /* ASRC2_LOCK_STS */ #define WM5100_ASRC2_LOCK_STS_MASK 0x0100 /* ASRC2_LOCK_STS */ #define WM5100_ASRC2_LOCK_STS_SHIFT 8 /* ASRC2_LOCK_STS */ #define WM5100_ASRC2_LOCK_STS_WIDTH 1 /* ASRC2_LOCK_STS */ #define WM5100_ASRC1_LOCK_STS 0x0080 /* ASRC1_LOCK_STS */ #define WM5100_ASRC1_LOCK_STS_MASK 0x0080 /* ASRC1_LOCK_STS */ #define WM5100_ASRC1_LOCK_STS_SHIFT 7 /* ASRC1_LOCK_STS */ #define WM5100_ASRC1_LOCK_STS_WIDTH 1 /* ASRC1_LOCK_STS */ #define WM5100_FLL2_LOCK_STS 0x0008 /* FLL2_LOCK_STS */ #define WM5100_FLL2_LOCK_STS_MASK 0x0008 /* FLL2_LOCK_STS */ #define WM5100_FLL2_LOCK_STS_SHIFT 3 /* FLL2_LOCK_STS */ #define WM5100_FLL2_LOCK_STS_WIDTH 1 /* FLL2_LOCK_STS */ #define WM5100_FLL1_LOCK_STS 0x0004 /* FLL1_LOCK_STS */ #define WM5100_FLL1_LOCK_STS_MASK 0x0004 /* FLL1_LOCK_STS */ #define WM5100_FLL1_LOCK_STS_SHIFT 2 /* FLL1_LOCK_STS */ #define WM5100_FLL1_LOCK_STS_WIDTH 1 /* FLL1_LOCK_STS */ #define WM5100_CLKGEN_ERR_STS 0x0002 /* CLKGEN_ERR_STS */ #define WM5100_CLKGEN_ERR_STS_MASK 0x0002 /* CLKGEN_ERR_STS */ #define WM5100_CLKGEN_ERR_STS_SHIFT 1 /* CLKGEN_ERR_STS */ #define WM5100_CLKGEN_ERR_STS_WIDTH 1 /* CLKGEN_ERR_STS */ #define WM5100_CLKGEN_ERR_ASYNC_STS 0x0001 /* CLKGEN_ERR_ASYNC_STS */ #define WM5100_CLKGEN_ERR_ASYNC_STS_MASK 0x0001 /* CLKGEN_ERR_ASYNC_STS */ #define WM5100_CLKGEN_ERR_ASYNC_STS_SHIFT 0 /* CLKGEN_ERR_ASYNC_STS */ #define WM5100_CLKGEN_ERR_ASYNC_STS_WIDTH 1 /* CLKGEN_ERR_ASYNC_STS */ /* * R3334 (0xD06) - Interrupt Raw Status 4 */ #define WM5100_AIF3_ERR_STS 0x2000 /* AIF3_ERR_STS */ #define WM5100_AIF3_ERR_STS_MASK 0x2000 /* AIF3_ERR_STS */ #define WM5100_AIF3_ERR_STS_SHIFT 13 /* AIF3_ERR_STS */ #define WM5100_AIF3_ERR_STS_WIDTH 1 /* AIF3_ERR_STS */ #define WM5100_AIF2_ERR_STS 0x1000 /* AIF2_ERR_STS */ #define WM5100_AIF2_ERR_STS_MASK 0x1000 /* AIF2_ERR_STS */ #define WM5100_AIF2_ERR_STS_SHIFT 12 /* AIF2_ERR_STS */ #define WM5100_AIF2_ERR_STS_WIDTH 1 /* AIF2_ERR_STS */ #define WM5100_AIF1_ERR_STS 0x0800 /* AIF1_ERR_STS */ #define WM5100_AIF1_ERR_STS_MASK 0x0800 /* AIF1_ERR_STS */ #define WM5100_AIF1_ERR_STS_SHIFT 11 /* AIF1_ERR_STS */ #define WM5100_AIF1_ERR_STS_WIDTH 1 /* AIF1_ERR_STS */ #define WM5100_CTRLIF_ERR_STS 0x0400 /* CTRLIF_ERR_STS */ #define WM5100_CTRLIF_ERR_STS_MASK 0x0400 /* CTRLIF_ERR_STS */ #define WM5100_CTRLIF_ERR_STS_SHIFT 10 /* CTRLIF_ERR_STS */ #define WM5100_CTRLIF_ERR_STS_WIDTH 1 /* CTRLIF_ERR_STS */ #define WM5100_ISRC2_UNDERCLOCKED_STS 0x0200 /* ISRC2_UNDERCLOCKED_STS */ #define WM5100_ISRC2_UNDERCLOCKED_STS_MASK 0x0200 /* ISRC2_UNDERCLOCKED_STS */ #define WM5100_ISRC2_UNDERCLOCKED_STS_SHIFT 9 /* ISRC2_UNDERCLOCKED_STS */ #define WM5100_ISRC2_UNDERCLOCKED_STS_WIDTH 1 /* ISRC2_UNDERCLOCKED_STS */ #define WM5100_ISRC1_UNDERCLOCKED_STS 0x0100 /* ISRC1_UNDERCLOCKED_STS */ #define WM5100_ISRC1_UNDERCLOCKED_STS_MASK 0x0100 /* ISRC1_UNDERCLOCKED_STS */ #define WM5100_ISRC1_UNDERCLOCKED_STS_SHIFT 8 /* ISRC1_UNDERCLOCKED_STS */ #define WM5100_ISRC1_UNDERCLOCKED_STS_WIDTH 1 /* ISRC1_UNDERCLOCKED_STS */ #define WM5100_FX_UNDERCLOCKED_STS 0x0080 /* FX_UNDERCLOCKED_STS */ #define WM5100_FX_UNDERCLOCKED_STS_MASK 0x0080 /* FX_UNDERCLOCKED_STS */ #define WM5100_FX_UNDERCLOCKED_STS_SHIFT 7 /* FX_UNDERCLOCKED_STS */ #define WM5100_FX_UNDERCLOCKED_STS_WIDTH 1 /* FX_UNDERCLOCKED_STS */ #define WM5100_AIF3_UNDERCLOCKED_STS 0x0040 /* AIF3_UNDERCLOCKED_STS */ #define WM5100_AIF3_UNDERCLOCKED_STS_MASK 0x0040 /* AIF3_UNDERCLOCKED_STS */ #define WM5100_AIF3_UNDERCLOCKED_STS_SHIFT 6 /* AIF3_UNDERCLOCKED_STS */ #define WM5100_AIF3_UNDERCLOCKED_STS_WIDTH 1 /* AIF3_UNDERCLOCKED_STS */ #define WM5100_AIF2_UNDERCLOCKED_STS 0x0020 /* AIF2_UNDERCLOCKED_STS */ #define WM5100_AIF2_UNDERCLOCKED_STS_MASK 0x0020 /* AIF2_UNDERCLOCKED_STS */ #define WM5100_AIF2_UNDERCLOCKED_STS_SHIFT 5 /* AIF2_UNDERCLOCKED_STS */ #define WM5100_AIF2_UNDERCLOCKED_STS_WIDTH 1 /* AIF2_UNDERCLOCKED_STS */ #define WM5100_AIF1_UNDERCLOCKED_STS 0x0010 /* AIF1_UNDERCLOCKED_STS */ #define WM5100_AIF1_UNDERCLOCKED_STS_MASK 0x0010 /* AIF1_UNDERCLOCKED_STS */ #define WM5100_AIF1_UNDERCLOCKED_STS_SHIFT 4 /* AIF1_UNDERCLOCKED_STS */ #define WM5100_AIF1_UNDERCLOCKED_STS_WIDTH 1 /* AIF1_UNDERCLOCKED_STS */ #define WM5100_ASRC_UNDERCLOCKED_STS 0x0008 /* ASRC_UNDERCLOCKED_STS */ #define WM5100_ASRC_UNDERCLOCKED_STS_MASK 0x0008 /* ASRC_UNDERCLOCKED_STS */ #define WM5100_ASRC_UNDERCLOCKED_STS_SHIFT 3 /* ASRC_UNDERCLOCKED_STS */ #define WM5100_ASRC_UNDERCLOCKED_STS_WIDTH 1 /* ASRC_UNDERCLOCKED_STS */ #define WM5100_DAC_UNDERCLOCKED_STS 0x0004 /* DAC_UNDERCLOCKED_STS */ #define WM5100_DAC_UNDERCLOCKED_STS_MASK 0x0004 /* DAC_UNDERCLOCKED_STS */ #define WM5100_DAC_UNDERCLOCKED_STS_SHIFT 2 /* DAC_UNDERCLOCKED_STS */ #define WM5100_DAC_UNDERCLOCKED_STS_WIDTH 1 /* DAC_UNDERCLOCKED_STS */ #define WM5100_ADC_UNDERCLOCKED_STS 0x0002 /* ADC_UNDERCLOCKED_STS */ #define WM5100_ADC_UNDERCLOCKED_STS_MASK 0x0002 /* ADC_UNDERCLOCKED_STS */ #define WM5100_ADC_UNDERCLOCKED_STS_SHIFT 1 /* ADC_UNDERCLOCKED_STS */ #define WM5100_ADC_UNDERCLOCKED_STS_WIDTH 1 /* ADC_UNDERCLOCKED_STS */ #define WM5100_MIXER_UNDERCLOCKED_STS 0x0001 /* MIXER_UNDERCLOCKED_STS */ #define WM5100_MIXER_UNDERCLOCKED_STS_MASK 0x0001 /* MIXER_UNDERCLOCKED_STS */ #define WM5100_MIXER_UNDERCLOCKED_STS_SHIFT 0 /* MIXER_UNDERCLOCKED_STS */ #define WM5100_MIXER_UNDERCLOCKED_STS_WIDTH 1 /* MIXER_UNDERCLOCKED_STS */ /* * R3335 (0xD07) - Interrupt Status 1 Mask */ #define WM5100_IM_GP6_EINT 0x0020 /* IM_GP6_EINT */ #define WM5100_IM_GP6_EINT_MASK 0x0020 /* IM_GP6_EINT */ #define WM5100_IM_GP6_EINT_SHIFT 5 /* IM_GP6_EINT */ #define WM5100_IM_GP6_EINT_WIDTH 1 /* IM_GP6_EINT */ #define WM5100_IM_GP5_EINT 0x0010 /* IM_GP5_EINT */ #define WM5100_IM_GP5_EINT_MASK 0x0010 /* IM_GP5_EINT */ #define WM5100_IM_GP5_EINT_SHIFT 4 /* IM_GP5_EINT */ #define WM5100_IM_GP5_EINT_WIDTH 1 /* IM_GP5_EINT */ #define WM5100_IM_GP4_EINT 0x0008 /* IM_GP4_EINT */ #define WM5100_IM_GP4_EINT_MASK 0x0008 /* IM_GP4_EINT */ #define WM5100_IM_GP4_EINT_SHIFT 3 /* IM_GP4_EINT */ #define WM5100_IM_GP4_EINT_WIDTH 1 /* IM_GP4_EINT */ #define WM5100_IM_GP3_EINT 0x0004 /* IM_GP3_EINT */ #define WM5100_IM_GP3_EINT_MASK 0x0004 /* IM_GP3_EINT */ #define WM5100_IM_GP3_EINT_SHIFT 2 /* IM_GP3_EINT */ #define WM5100_IM_GP3_EINT_WIDTH 1 /* IM_GP3_EINT */ #define WM5100_IM_GP2_EINT 0x0002 /* IM_GP2_EINT */ #define WM5100_IM_GP2_EINT_MASK 0x0002 /* IM_GP2_EINT */ #define WM5100_IM_GP2_EINT_SHIFT 1 /* IM_GP2_EINT */ #define WM5100_IM_GP2_EINT_WIDTH 1 /* IM_GP2_EINT */ #define WM5100_IM_GP1_EINT 0x0001 /* IM_GP1_EINT */ #define WM5100_IM_GP1_EINT_MASK 0x0001 /* IM_GP1_EINT */ #define WM5100_IM_GP1_EINT_SHIFT 0 /* IM_GP1_EINT */ #define WM5100_IM_GP1_EINT_WIDTH 1 /* IM_GP1_EINT */ /* * R3336 (0xD08) - Interrupt Status 2 Mask */ #define WM5100_IM_DSP_IRQ6_EINT 0x0020 /* IM_DSP_IRQ6_EINT */ #define WM5100_IM_DSP_IRQ6_EINT_MASK 0x0020 /* IM_DSP_IRQ6_EINT */ #define WM5100_IM_DSP_IRQ6_EINT_SHIFT 5 /* IM_DSP_IRQ6_EINT */ #define WM5100_IM_DSP_IRQ6_EINT_WIDTH 1 /* IM_DSP_IRQ6_EINT */ #define WM5100_IM_DSP_IRQ5_EINT 0x0010 /* IM_DSP_IRQ5_EINT */ #define WM5100_IM_DSP_IRQ5_EINT_MASK 0x0010 /* IM_DSP_IRQ5_EINT */ #define WM5100_IM_DSP_IRQ5_EINT_SHIFT 4 /* IM_DSP_IRQ5_EINT */ #define WM5100_IM_DSP_IRQ5_EINT_WIDTH 1 /* IM_DSP_IRQ5_EINT */ #define WM5100_IM_DSP_IRQ4_EINT 0x0008 /* IM_DSP_IRQ4_EINT */ #define WM5100_IM_DSP_IRQ4_EINT_MASK 0x0008 /* IM_DSP_IRQ4_EINT */ #define WM5100_IM_DSP_IRQ4_EINT_SHIFT 3 /* IM_DSP_IRQ4_EINT */ #define WM5100_IM_DSP_IRQ4_EINT_WIDTH 1 /* IM_DSP_IRQ4_EINT */ #define WM5100_IM_DSP_IRQ3_EINT 0x0004 /* IM_DSP_IRQ3_EINT */ #define WM5100_IM_DSP_IRQ3_EINT_MASK 0x0004 /* IM_DSP_IRQ3_EINT */ #define WM5100_IM_DSP_IRQ3_EINT_SHIFT 2 /* IM_DSP_IRQ3_EINT */ #define WM5100_IM_DSP_IRQ3_EINT_WIDTH 1 /* IM_DSP_IRQ3_EINT */ #define WM5100_IM_DSP_IRQ2_EINT 0x0002 /* IM_DSP_IRQ2_EINT */ #define WM5100_IM_DSP_IRQ2_EINT_MASK 0x0002 /* IM_DSP_IRQ2_EINT */ #define WM5100_IM_DSP_IRQ2_EINT_SHIFT 1 /* IM_DSP_IRQ2_EINT */ #define WM5100_IM_DSP_IRQ2_EINT_WIDTH 1 /* IM_DSP_IRQ2_EINT */ #define WM5100_IM_DSP_IRQ1_EINT 0x0001 /* IM_DSP_IRQ1_EINT */ #define WM5100_IM_DSP_IRQ1_EINT_MASK 0x0001 /* IM_DSP_IRQ1_EINT */ #define WM5100_IM_DSP_IRQ1_EINT_SHIFT 0 /* IM_DSP_IRQ1_EINT */ #define WM5100_IM_DSP_IRQ1_EINT_WIDTH 1 /* IM_DSP_IRQ1_EINT */ /* * R3337 (0xD09) - Interrupt Status 3 Mask */ #define WM5100_IM_SPK_SHUTDOWN_WARN_EINT 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT */ #define WM5100_IM_SPK_SHUTDOWN_WARN_EINT_MASK 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT */ #define WM5100_IM_SPK_SHUTDOWN_WARN_EINT_SHIFT 15 /* IM_SPK_SHUTDOWN_WARN_EINT */ #define WM5100_IM_SPK_SHUTDOWN_WARN_EINT_WIDTH 1 /* IM_SPK_SHUTDOWN_WARN_EINT */ #define WM5100_IM_SPK_SHUTDOWN_EINT 0x4000 /* IM_SPK_SHUTDOWN_EINT */ #define WM5100_IM_SPK_SHUTDOWN_EINT_MASK 0x4000 /* IM_SPK_SHUTDOWN_EINT */ #define WM5100_IM_SPK_SHUTDOWN_EINT_SHIFT 14 /* IM_SPK_SHUTDOWN_EINT */ #define WM5100_IM_SPK_SHUTDOWN_EINT_WIDTH 1 /* IM_SPK_SHUTDOWN_EINT */ #define WM5100_IM_HPDET_EINT 0x2000 /* IM_HPDET_EINT */ #define WM5100_IM_HPDET_EINT_MASK 0x2000 /* IM_HPDET_EINT */ #define WM5100_IM_HPDET_EINT_SHIFT 13 /* IM_HPDET_EINT */ #define WM5100_IM_HPDET_EINT_WIDTH 1 /* IM_HPDET_EINT */ #define WM5100_IM_ACCDET_EINT 0x1000 /* IM_ACCDET_EINT */ #define WM5100_IM_ACCDET_EINT_MASK 0x1000 /* IM_ACCDET_EINT */ #define WM5100_IM_ACCDET_EINT_SHIFT 12 /* IM_ACCDET_EINT */ #define WM5100_IM_ACCDET_EINT_WIDTH 1 /* IM_ACCDET_EINT */ #define WM5100_IM_DRC_SIG_DET_EINT 0x0200 /* IM_DRC_SIG_DET_EINT */ #define WM5100_IM_DRC_SIG_DET_EINT_MASK 0x0200 /* IM_DRC_SIG_DET_EINT */ #define WM5100_IM_DRC_SIG_DET_EINT_SHIFT 9 /* IM_DRC_SIG_DET_EINT */ #define WM5100_IM_DRC_SIG_DET_EINT_WIDTH 1 /* IM_DRC_SIG_DET_EINT */ #define WM5100_IM_ASRC2_LOCK_EINT 0x0100 /* IM_ASRC2_LOCK_EINT */ #define WM5100_IM_ASRC2_LOCK_EINT_MASK 0x0100 /* IM_ASRC2_LOCK_EINT */ #define WM5100_IM_ASRC2_LOCK_EINT_SHIFT 8 /* IM_ASRC2_LOCK_EINT */ #define WM5100_IM_ASRC2_LOCK_EINT_WIDTH 1 /* IM_ASRC2_LOCK_EINT */ #define WM5100_IM_ASRC1_LOCK_EINT 0x0080 /* IM_ASRC1_LOCK_EINT */ #define WM5100_IM_ASRC1_LOCK_EINT_MASK 0x0080 /* IM_ASRC1_LOCK_EINT */ #define WM5100_IM_ASRC1_LOCK_EINT_SHIFT 7 /* IM_ASRC1_LOCK_EINT */ #define WM5100_IM_ASRC1_LOCK_EINT_WIDTH 1 /* IM_ASRC1_LOCK_EINT */ #define WM5100_IM_FLL2_LOCK_EINT 0x0008 /* IM_FLL2_LOCK_EINT */ #define WM5100_IM_FLL2_LOCK_EINT_MASK 0x0008 /* IM_FLL2_LOCK_EINT */ #define WM5100_IM_FLL2_LOCK_EINT_SHIFT 3 /* IM_FLL2_LOCK_EINT */ #define WM5100_IM_FLL2_LOCK_EINT_WIDTH 1 /* IM_FLL2_LOCK_EINT */ #define WM5100_IM_FLL1_LOCK_EINT 0x0004 /* IM_FLL1_LOCK_EINT */ #define WM5100_IM_FLL1_LOCK_EINT_MASK 0x0004 /* IM_FLL1_LOCK_EINT */ #define WM5100_IM_FLL1_LOCK_EINT_SHIFT 2 /* IM_FLL1_LOCK_EINT */ #define WM5100_IM_FLL1_LOCK_EINT_WIDTH 1 /* IM_FLL1_LOCK_EINT */ #define WM5100_IM_CLKGEN_ERR_EINT 0x0002 /* IM_CLKGEN_ERR_EINT */ #define WM5100_IM_CLKGEN_ERR_EINT_MASK 0x0002 /* IM_CLKGEN_ERR_EINT */ #define WM5100_IM_CLKGEN_ERR_EINT_SHIFT 1 /* IM_CLKGEN_ERR_EINT */ #define WM5100_IM_CLKGEN_ERR_EINT_WIDTH 1 /* IM_CLKGEN_ERR_EINT */ #define WM5100_IM_CLKGEN_ERR_ASYNC_EINT 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT */ #define WM5100_IM_CLKGEN_ERR_ASYNC_EINT_MASK 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT */ #define WM5100_IM_CLKGEN_ERR_ASYNC_EINT_SHIFT 0 /* IM_CLKGEN_ERR_ASYNC_EINT */ #define WM5100_IM_CLKGEN_ERR_ASYNC_EINT_WIDTH 1 /* IM_CLKGEN_ERR_ASYNC_EINT */ /* * R3338 (0xD0A) - Interrupt Status 4 Mask */ #define WM5100_IM_AIF3_ERR_EINT 0x2000 /* IM_AIF3_ERR_EINT */ #define WM5100_IM_AIF3_ERR_EINT_MASK 0x2000 /* IM_AIF3_ERR_EINT */ #define WM5100_IM_AIF3_ERR_EINT_SHIFT 13 /* IM_AIF3_ERR_EINT */ #define WM5100_IM_AIF3_ERR_EINT_WIDTH 1 /* IM_AIF3_ERR_EINT */ #define WM5100_IM_AIF2_ERR_EINT 0x1000 /* IM_AIF2_ERR_EINT */ #define WM5100_IM_AIF2_ERR_EINT_MASK 0x1000 /* IM_AIF2_ERR_EINT */ #define WM5100_IM_AIF2_ERR_EINT_SHIFT 12 /* IM_AIF2_ERR_EINT */ #define WM5100_IM_AIF2_ERR_EINT_WIDTH 1 /* IM_AIF2_ERR_EINT */ #define WM5100_IM_AIF1_ERR_EINT 0x0800 /* IM_AIF1_ERR_EINT */ #define WM5100_IM_AIF1_ERR_EINT_MASK 0x0800 /* IM_AIF1_ERR_EINT */ #define WM5100_IM_AIF1_ERR_EINT_SHIFT 11 /* IM_AIF1_ERR_EINT */ #define WM5100_IM_AIF1_ERR_EINT_WIDTH 1 /* IM_AIF1_ERR_EINT */ #define WM5100_IM_CTRLIF_ERR_EINT 0x0400 /* IM_CTRLIF_ERR_EINT */ #define WM5100_IM_CTRLIF_ERR_EINT_MASK 0x0400 /* IM_CTRLIF_ERR_EINT */ #define WM5100_IM_CTRLIF_ERR_EINT_SHIFT 10 /* IM_CTRLIF_ERR_EINT */ #define WM5100_IM_CTRLIF_ERR_EINT_WIDTH 1 /* IM_CTRLIF_ERR_EINT */ #define WM5100_IM_ISRC2_UNDERCLOCKED_EINT 0x0200 /* IM_ISRC2_UNDERCLOCKED_EINT */ #define WM5100_IM_ISRC2_UNDERCLOCKED_EINT_MASK 0x0200 /* IM_ISRC2_UNDERCLOCKED_EINT */ #define WM5100_IM_ISRC2_UNDERCLOCKED_EINT_SHIFT 9 /* IM_ISRC2_UNDERCLOCKED_EINT */ #define WM5100_IM_ISRC2_UNDERCLOCKED_EINT_WIDTH 1 /* IM_ISRC2_UNDERCLOCKED_EINT */ #define WM5100_IM_ISRC1_UNDERCLOCKED_EINT 0x0100 /* IM_ISRC1_UNDERCLOCKED_EINT */ #define WM5100_IM_ISRC1_UNDERCLOCKED_EINT_MASK 0x0100 /* IM_ISRC1_UNDERCLOCKED_EINT */ #define WM5100_IM_ISRC1_UNDERCLOCKED_EINT_SHIFT 8 /* IM_ISRC1_UNDERCLOCKED_EINT */ #define WM5100_IM_ISRC1_UNDERCLOCKED_EINT_WIDTH 1 /* IM_ISRC1_UNDERCLOCKED_EINT */ #define WM5100_IM_FX_UNDERCLOCKED_EINT 0x0080 /* IM_FX_UNDERCLOCKED_EINT */ #define WM5100_IM_FX_UNDERCLOCKED_EINT_MASK 0x0080 /* IM_FX_UNDERCLOCKED_EINT */ #define WM5100_IM_FX_UNDERCLOCKED_EINT_SHIFT 7 /* IM_FX_UNDERCLOCKED_EINT */ #define WM5100_IM_FX_UNDERCLOCKED_EINT_WIDTH 1 /* IM_FX_UNDERCLOCKED_EINT */ #define WM5100_IM_AIF3_UNDERCLOCKED_EINT 0x0040 /* IM_AIF3_UNDERCLOCKED_EINT */ #define WM5100_IM_AIF3_UNDERCLOCKED_EINT_MASK 0x0040 /* IM_AIF3_UNDERCLOCKED_EINT */ #define WM5100_IM_AIF3_UNDERCLOCKED_EINT_SHIFT 6 /* IM_AIF3_UNDERCLOCKED_EINT */ #define WM5100_IM_AIF3_UNDERCLOCKED_EINT_WIDTH 1 /* IM_AIF3_UNDERCLOCKED_EINT */ #define WM5100_IM_AIF2_UNDERCLOCKED_EINT 0x0020 /* IM_AIF2_UNDERCLOCKED_EINT */ #define WM5100_IM_AIF2_UNDERCLOCKED_EINT_MASK 0x0020 /* IM_AIF2_UNDERCLOCKED_EINT */ #define WM5100_IM_AIF2_UNDERCLOCKED_EINT_SHIFT 5 /* IM_AIF2_UNDERCLOCKED_EINT */ #define WM5100_IM_AIF2_UNDERCLOCKED_EINT_WIDTH 1 /* IM_AIF2_UNDERCLOCKED_EINT */ #define WM5100_IM_AIF1_UNDERCLOCKED_EINT 0x0010 /* IM_AIF1_UNDERCLOCKED_EINT */ #define WM5100_IM_AIF1_UNDERCLOCKED_EINT_MASK 0x0010 /* IM_AIF1_UNDERCLOCKED_EINT */ #define WM5100_IM_AIF1_UNDERCLOCKED_EINT_SHIFT 4 /* IM_AIF1_UNDERCLOCKED_EINT */ #define WM5100_IM_AIF1_UNDERCLOCKED_EINT_WIDTH 1 /* IM_AIF1_UNDERCLOCKED_EINT */ #define WM5100_IM_ASRC_UNDERCLOCKED_EINT 0x0008 /* IM_ASRC_UNDERCLOCKED_EINT */ #define WM5100_IM_ASRC_UNDERCLOCKED_EINT_MASK 0x0008 /* IM_ASRC_UNDERCLOCKED_EINT */ #define WM5100_IM_ASRC_UNDERCLOCKED_EINT_SHIFT 3 /* IM_ASRC_UNDERCLOCKED_EINT */ #define WM5100_IM_ASRC_UNDERCLOCKED_EINT_WIDTH 1 /* IM_ASRC_UNDERCLOCKED_EINT */ #define WM5100_IM_DAC_UNDERCLOCKED_EINT 0x0004 /* IM_DAC_UNDERCLOCKED_EINT */ #define WM5100_IM_DAC_UNDERCLOCKED_EINT_MASK 0x0004 /* IM_DAC_UNDERCLOCKED_EINT */ #define WM5100_IM_DAC_UNDERCLOCKED_EINT_SHIFT 2 /* IM_DAC_UNDERCLOCKED_EINT */ #define WM5100_IM_DAC_UNDERCLOCKED_EINT_WIDTH 1 /* IM_DAC_UNDERCLOCKED_EINT */ #define WM5100_IM_ADC_UNDERCLOCKED_EINT 0x0002 /* IM_ADC_UNDERCLOCKED_EINT */ #define WM5100_IM_ADC_UNDERCLOCKED_EINT_MASK 0x0002 /* IM_ADC_UNDERCLOCKED_EINT */ #define WM5100_IM_ADC_UNDERCLOCKED_EINT_SHIFT 1 /* IM_ADC_UNDERCLOCKED_EINT */ #define WM5100_IM_ADC_UNDERCLOCKED_EINT_WIDTH 1 /* IM_ADC_UNDERCLOCKED_EINT */ #define WM5100_IM_MIXER_UNDERCLOCKED_EINT 0x0001 /* IM_MIXER_UNDERCLOCKED_EINT */ #define WM5100_IM_MIXER_UNDERCLOCKED_EINT_MASK 0x0001 /* IM_MIXER_UNDERCLOCKED_EINT */ #define WM5100_IM_MIXER_UNDERCLOCKED_EINT_SHIFT 0 /* IM_MIXER_UNDERCLOCKED_EINT */ #define WM5100_IM_MIXER_UNDERCLOCKED_EINT_WIDTH 1 /* IM_MIXER_UNDERCLOCKED_EINT */ /* * R3359 (0xD1F) - Interrupt Control */ #define WM5100_IM_IRQ 0x0001 /* IM_IRQ */ #define WM5100_IM_IRQ_MASK 0x0001 /* IM_IRQ */ #define WM5100_IM_IRQ_SHIFT 0 /* IM_IRQ */ #define WM5100_IM_IRQ_WIDTH 1 /* IM_IRQ */ /* * R3360 (0xD20) - IRQ Debounce 1 */ #define WM5100_SPK_SHUTDOWN_WARN_DB 0x0200 /* SPK_SHUTDOWN_WARN_DB */ #define WM5100_SPK_SHUTDOWN_WARN_DB_MASK 0x0200 /* SPK_SHUTDOWN_WARN_DB */ #define WM5100_SPK_SHUTDOWN_WARN_DB_SHIFT 9 /* SPK_SHUTDOWN_WARN_DB */ #define WM5100_SPK_SHUTDOWN_WARN_DB_WIDTH 1 /* SPK_SHUTDOWN_WARN_DB */ #define WM5100_SPK_SHUTDOWN_DB 0x0100 /* SPK_SHUTDOWN_DB */ #define WM5100_SPK_SHUTDOWN_DB_MASK 0x0100 /* SPK_SHUTDOWN_DB */ #define WM5100_SPK_SHUTDOWN_DB_SHIFT 8 /* SPK_SHUTDOWN_DB */ #define WM5100_SPK_SHUTDOWN_DB_WIDTH 1 /* SPK_SHUTDOWN_DB */ #define WM5100_FLL1_LOCK_IRQ_DB 0x0008 /* FLL1_LOCK_IRQ_DB */ #define WM5100_FLL1_LOCK_IRQ_DB_MASK 0x0008 /* FLL1_LOCK_IRQ_DB */ #define WM5100_FLL1_LOCK_IRQ_DB_SHIFT 3 /* FLL1_LOCK_IRQ_DB */ #define WM5100_FLL1_LOCK_IRQ_DB_WIDTH 1 /* FLL1_LOCK_IRQ_DB */ #define WM5100_FLL2_LOCK_IRQ_DB 0x0004 /* FLL2_LOCK_IRQ_DB */ #define WM5100_FLL2_LOCK_IRQ_DB_MASK 0x0004 /* FLL2_LOCK_IRQ_DB */ #define WM5100_FLL2_LOCK_IRQ_DB_SHIFT 2 /* FLL2_LOCK_IRQ_DB */ #define WM5100_FLL2_LOCK_IRQ_DB_WIDTH 1 /* FLL2_LOCK_IRQ_DB */ #define WM5100_CLKGEN_ERR_IRQ_DB 0x0002 /* CLKGEN_ERR_IRQ_DB */ #define WM5100_CLKGEN_ERR_IRQ_DB_MASK 0x0002 /* CLKGEN_ERR_IRQ_DB */ #define WM5100_CLKGEN_ERR_IRQ_DB_SHIFT 1 /* CLKGEN_ERR_IRQ_DB */ #define WM5100_CLKGEN_ERR_IRQ_DB_WIDTH 1 /* CLKGEN_ERR_IRQ_DB */ #define WM5100_CLKGEN_ERR_ASYNC_IRQ_DB 0x0001 /* CLKGEN_ERR_ASYNC_IRQ_DB */ #define WM5100_CLKGEN_ERR_ASYNC_IRQ_DB_MASK 0x0001 /* CLKGEN_ERR_ASYNC_IRQ_DB */ #define WM5100_CLKGEN_ERR_ASYNC_IRQ_DB_SHIFT 0 /* CLKGEN_ERR_ASYNC_IRQ_DB */ #define WM5100_CLKGEN_ERR_ASYNC_IRQ_DB_WIDTH 1 /* CLKGEN_ERR_ASYNC_IRQ_DB */ /* * R3361 (0xD21) - IRQ Debounce 2 */ #define WM5100_AIF_ERR_DB 0x0001 /* AIF_ERR_DB */ #define WM5100_AIF_ERR_DB_MASK 0x0001 /* AIF_ERR_DB */ #define WM5100_AIF_ERR_DB_SHIFT 0 /* AIF_ERR_DB */ #define WM5100_AIF_ERR_DB_WIDTH 1 /* AIF_ERR_DB */ /* * R3584 (0xE00) - FX_Ctrl */ #define WM5100_FX_STS_MASK 0xFFC0 /* FX_STS - [15:6] */ #define WM5100_FX_STS_SHIFT 6 /* FX_STS - [15:6] */ #define WM5100_FX_STS_WIDTH 10 /* FX_STS - [15:6] */ #define WM5100_FX_RATE_MASK 0x0003 /* FX_RATE - [1:0] */ #define WM5100_FX_RATE_SHIFT 0 /* FX_RATE - [1:0] */ #define WM5100_FX_RATE_WIDTH 2 /* FX_RATE - [1:0] */ /* * R3600 (0xE10) - EQ1_1 */ #define WM5100_EQ1_B1_GAIN_MASK 0xF800 /* EQ1_B1_GAIN - [15:11] */ #define WM5100_EQ1_B1_GAIN_SHIFT 11 /* EQ1_B1_GAIN - [15:11] */ #define WM5100_EQ1_B1_GAIN_WIDTH 5 /* EQ1_B1_GAIN - [15:11] */ #define WM5100_EQ1_B2_GAIN_MASK 0x07C0 /* EQ1_B2_GAIN - [10:6] */ #define WM5100_EQ1_B2_GAIN_SHIFT 6 /* EQ1_B2_GAIN - [10:6] */ #define WM5100_EQ1_B2_GAIN_WIDTH 5 /* EQ1_B2_GAIN - [10:6] */ #define WM5100_EQ1_B3_GAIN_MASK 0x003E /* EQ1_B3_GAIN - [5:1] */ #define WM5100_EQ1_B3_GAIN_SHIFT 1 /* EQ1_B3_GAIN - [5:1] */ #define WM5100_EQ1_B3_GAIN_WIDTH 5 /* EQ1_B3_GAIN - [5:1] */ #define WM5100_EQ1_ENA 0x0001 /* EQ1_ENA */ #define WM5100_EQ1_ENA_MASK 0x0001 /* EQ1_ENA */ #define WM5100_EQ1_ENA_SHIFT 0 /* EQ1_ENA */ #define WM5100_EQ1_ENA_WIDTH 1 /* EQ1_ENA */ /* * R3601 (0xE11) - EQ1_2 */ #define WM5100_EQ1_B4_GAIN_MASK 0xF800 /* EQ1_B4_GAIN - [15:11] */ #define WM5100_EQ1_B4_GAIN_SHIFT 11 /* EQ1_B4_GAIN - [15:11] */ #define WM5100_EQ1_B4_GAIN_WIDTH 5 /* EQ1_B4_GAIN - [15:11] */ #define WM5100_EQ1_B5_GAIN_MASK 0x07C0 /* EQ1_B5_GAIN - [10:6] */ #define WM5100_EQ1_B5_GAIN_SHIFT 6 /* EQ1_B5_GAIN - [10:6] */ #define WM5100_EQ1_B5_GAIN_WIDTH 5 /* EQ1_B5_GAIN - [10:6] */ /* * R3602 (0xE12) - EQ1_3 */ #define WM5100_EQ1_B1_A_MASK 0xFFFF /* EQ1_B1_A - [15:0] */ #define WM5100_EQ1_B1_A_SHIFT 0 /* EQ1_B1_A - [15:0] */ #define WM5100_EQ1_B1_A_WIDTH 16 /* EQ1_B1_A - [15:0] */ /* * R3603 (0xE13) - EQ1_4 */ #define WM5100_EQ1_B1_B_MASK 0xFFFF /* EQ1_B1_B - [15:0] */ #define WM5100_EQ1_B1_B_SHIFT 0 /* EQ1_B1_B - [15:0] */ #define WM5100_EQ1_B1_B_WIDTH 16 /* EQ1_B1_B - [15:0] */ /* * R3604 (0xE14) - EQ1_5 */ #define WM5100_EQ1_B1_PG_MASK 0xFFFF /* EQ1_B1_PG - [15:0] */ #define WM5100_EQ1_B1_PG_SHIFT 0 /* EQ1_B1_PG - [15:0] */ #define WM5100_EQ1_B1_PG_WIDTH 16 /* EQ1_B1_PG - [15:0] */ /* * R3605 (0xE15) - EQ1_6 */ #define WM5100_EQ1_B2_A_MASK 0xFFFF /* EQ1_B2_A - [15:0] */ #define WM5100_EQ1_B2_A_SHIFT 0 /* EQ1_B2_A - [15:0] */ #define WM5100_EQ1_B2_A_WIDTH 16 /* EQ1_B2_A - [15:0] */ /* * R3606 (0xE16) - EQ1_7 */ #define WM5100_EQ1_B2_B_MASK 0xFFFF /* EQ1_B2_B - [15:0] */ #define WM5100_EQ1_B2_B_SHIFT 0 /* EQ1_B2_B - [15:0] */ #define WM5100_EQ1_B2_B_WIDTH 16 /* EQ1_B2_B - [15:0] */ /* * R3607 (0xE17) - EQ1_8 */ #define WM5100_EQ1_B2_C_MASK 0xFFFF /* EQ1_B2_C - [15:0] */ #define WM5100_EQ1_B2_C_SHIFT 0 /* EQ1_B2_C - [15:0] */ #define WM5100_EQ1_B2_C_WIDTH 16 /* EQ1_B2_C - [15:0] */ /* * R3608 (0xE18) - EQ1_9 */ #define WM5100_EQ1_B2_PG_MASK 0xFFFF /* EQ1_B2_PG - [15:0] */ #define WM5100_EQ1_B2_PG_SHIFT 0 /* EQ1_B2_PG - [15:0] */ #define WM5100_EQ1_B2_PG_WIDTH 16 /* EQ1_B2_PG - [15:0] */ /* * R3609 (0xE19) - EQ1_10 */ #define WM5100_EQ1_B3_A_MASK 0xFFFF /* EQ1_B3_A - [15:0] */ #define WM5100_EQ1_B3_A_SHIFT 0 /* EQ1_B3_A - [15:0] */ #define WM5100_EQ1_B3_A_WIDTH 16 /* EQ1_B3_A - [15:0] */ /* * R3610 (0xE1A) - EQ1_11 */ #define WM5100_EQ1_B3_B_MASK 0xFFFF /* EQ1_B3_B - [15:0] */ #define WM5100_EQ1_B3_B_SHIFT 0 /* EQ1_B3_B - [15:0] */ #define WM5100_EQ1_B3_B_WIDTH 16 /* EQ1_B3_B - [15:0] */ /* * R3611 (0xE1B) - EQ1_12 */ #define WM5100_EQ1_B3_C_MASK 0xFFFF /* EQ1_B3_C - [15:0] */ #define WM5100_EQ1_B3_C_SHIFT 0 /* EQ1_B3_C - [15:0] */ #define WM5100_EQ1_B3_C_WIDTH 16 /* EQ1_B3_C - [15:0] */ /* * R3612 (0xE1C) - EQ1_13 */ #define WM5100_EQ1_B3_PG_MASK 0xFFFF /* EQ1_B3_PG - [15:0] */ #define WM5100_EQ1_B3_PG_SHIFT 0 /* EQ1_B3_PG - [15:0] */ #define WM5100_EQ1_B3_PG_WIDTH 16 /* EQ1_B3_PG - [15:0] */ /* * R3613 (0xE1D) - EQ1_14 */ #define WM5100_EQ1_B4_A_MASK 0xFFFF /* EQ1_B4_A - [15:0] */ #define WM5100_EQ1_B4_A_SHIFT 0 /* EQ1_B4_A - [15:0] */ #define WM5100_EQ1_B4_A_WIDTH 16 /* EQ1_B4_A - [15:0] */ /* * R3614 (0xE1E) - EQ1_15 */ #define WM5100_EQ1_B4_B_MASK 0xFFFF /* EQ1_B4_B - [15:0] */ #define WM5100_EQ1_B4_B_SHIFT 0 /* EQ1_B4_B - [15:0] */ #define WM5100_EQ1_B4_B_WIDTH 16 /* EQ1_B4_B - [15:0] */ /* * R3615 (0xE1F) - EQ1_16 */ #define WM5100_EQ1_B4_C_MASK 0xFFFF /* EQ1_B4_C - [15:0] */ #define WM5100_EQ1_B4_C_SHIFT 0 /* EQ1_B4_C - [15:0] */ #define WM5100_EQ1_B4_C_WIDTH 16 /* EQ1_B4_C - [15:0] */ /* * R3616 (0xE20) - EQ1_17 */ #define WM5100_EQ1_B4_PG_MASK 0xFFFF /* EQ1_B4_PG - [15:0] */ #define WM5100_EQ1_B4_PG_SHIFT 0 /* EQ1_B4_PG - [15:0] */ #define WM5100_EQ1_B4_PG_WIDTH 16 /* EQ1_B4_PG - [15:0] */ /* * R3617 (0xE21) - EQ1_18 */ #define WM5100_EQ1_B5_A_MASK 0xFFFF /* EQ1_B5_A - [15:0] */ #define WM5100_EQ1_B5_A_SHIFT 0 /* EQ1_B5_A - [15:0] */ #define WM5100_EQ1_B5_A_WIDTH 16 /* EQ1_B5_A - [15:0] */ /* * R3618 (0xE22) - EQ1_19 */ #define WM5100_EQ1_B5_B_MASK 0xFFFF /* EQ1_B5_B - [15:0] */ #define WM5100_EQ1_B5_B_SHIFT 0 /* EQ1_B5_B - [15:0] */ #define WM5100_EQ1_B5_B_WIDTH 16 /* EQ1_B5_B - [15:0] */ /* * R3619 (0xE23) - EQ1_20 */ #define WM5100_EQ1_B5_PG_MASK 0xFFFF /* EQ1_B5_PG - [15:0] */ #define WM5100_EQ1_B5_PG_SHIFT 0 /* EQ1_B5_PG - [15:0] */ #define WM5100_EQ1_B5_PG_WIDTH 16 /* EQ1_B5_PG - [15:0] */ /* * R3622 (0xE26) - EQ2_1 */ #define WM5100_EQ2_B1_GAIN_MASK 0xF800 /* EQ2_B1_GAIN - [15:11] */ #define WM5100_EQ2_B1_GAIN_SHIFT 11 /* EQ2_B1_GAIN - [15:11] */ #define WM5100_EQ2_B1_GAIN_WIDTH 5 /* EQ2_B1_GAIN - [15:11] */ #define WM5100_EQ2_B2_GAIN_MASK 0x07C0 /* EQ2_B2_GAIN - [10:6] */ #define WM5100_EQ2_B2_GAIN_SHIFT 6 /* EQ2_B2_GAIN - [10:6] */ #define WM5100_EQ2_B2_GAIN_WIDTH 5 /* EQ2_B2_GAIN - [10:6] */ #define WM5100_EQ2_B3_GAIN_MASK 0x003E /* EQ2_B3_GAIN - [5:1] */ #define WM5100_EQ2_B3_GAIN_SHIFT 1 /* EQ2_B3_GAIN - [5:1] */ #define WM5100_EQ2_B3_GAIN_WIDTH 5 /* EQ2_B3_GAIN - [5:1] */ #define WM5100_EQ2_ENA 0x0001 /* EQ2_ENA */ #define WM5100_EQ2_ENA_MASK 0x0001 /* EQ2_ENA */ #define WM5100_EQ2_ENA_SHIFT 0 /* EQ2_ENA */ #define WM5100_EQ2_ENA_WIDTH 1 /* EQ2_ENA */ /* * R3623 (0xE27) - EQ2_2 */ #define WM5100_EQ2_B4_GAIN_MASK 0xF800 /* EQ2_B4_GAIN - [15:11] */ #define WM5100_EQ2_B4_GAIN_SHIFT 11 /* EQ2_B4_GAIN - [15:11] */ #define WM5100_EQ2_B4_GAIN_WIDTH 5 /* EQ2_B4_GAIN - [15:11] */ #define WM5100_EQ2_B5_GAIN_MASK 0x07C0 /* EQ2_B5_GAIN - [10:6] */ #define WM5100_EQ2_B5_GAIN_SHIFT 6 /* EQ2_B5_GAIN - [10:6] */ #define WM5100_EQ2_B5_GAIN_WIDTH 5 /* EQ2_B5_GAIN - [10:6] */ /* * R3624 (0xE28) - EQ2_3 */ #define WM5100_EQ2_B1_A_MASK 0xFFFF /* EQ2_B1_A - [15:0] */ #define WM5100_EQ2_B1_A_SHIFT 0 /* EQ2_B1_A - [15:0] */ #define WM5100_EQ2_B1_A_WIDTH 16 /* EQ2_B1_A - [15:0] */ /* * R3625 (0xE29) - EQ2_4 */ #define WM5100_EQ2_B1_B_MASK 0xFFFF /* EQ2_B1_B - [15:0] */ #define WM5100_EQ2_B1_B_SHIFT 0 /* EQ2_B1_B - [15:0] */ #define WM5100_EQ2_B1_B_WIDTH 16 /* EQ2_B1_B - [15:0] */ /* * R3626 (0xE2A) - EQ2_5 */ #define WM5100_EQ2_B1_PG_MASK 0xFFFF /* EQ2_B1_PG - [15:0] */ #define WM5100_EQ2_B1_PG_SHIFT 0 /* EQ2_B1_PG - [15:0] */ #define WM5100_EQ2_B1_PG_WIDTH 16 /* EQ2_B1_PG - [15:0] */ /* * R3627 (0xE2B) - EQ2_6 */ #define WM5100_EQ2_B2_A_MASK 0xFFFF /* EQ2_B2_A - [15:0] */ #define WM5100_EQ2_B2_A_SHIFT 0 /* EQ2_B2_A - [15:0] */ #define WM5100_EQ2_B2_A_WIDTH 16 /* EQ2_B2_A - [15:0] */ /* * R3628 (0xE2C) - EQ2_7 */ #define WM5100_EQ2_B2_B_MASK 0xFFFF /* EQ2_B2_B - [15:0] */ #define WM5100_EQ2_B2_B_SHIFT 0 /* EQ2_B2_B - [15:0] */ #define WM5100_EQ2_B2_B_WIDTH 16 /* EQ2_B2_B - [15:0] */ /* * R3629 (0xE2D) - EQ2_8 */ #define WM5100_EQ2_B2_C_MASK 0xFFFF /* EQ2_B2_C - [15:0] */ #define WM5100_EQ2_B2_C_SHIFT 0 /* EQ2_B2_C - [15:0] */ #define WM5100_EQ2_B2_C_WIDTH 16 /* EQ2_B2_C - [15:0] */ /* * R3630 (0xE2E) - EQ2_9 */ #define WM5100_EQ2_B2_PG_MASK 0xFFFF /* EQ2_B2_PG - [15:0] */ #define WM5100_EQ2_B2_PG_SHIFT 0 /* EQ2_B2_PG - [15:0] */ #define WM5100_EQ2_B2_PG_WIDTH 16 /* EQ2_B2_PG - [15:0] */ /* * R3631 (0xE2F) - EQ2_10 */ #define WM5100_EQ2_B3_A_MASK 0xFFFF /* EQ2_B3_A - [15:0] */ #define WM5100_EQ2_B3_A_SHIFT 0 /* EQ2_B3_A - [15:0] */ #define WM5100_EQ2_B3_A_WIDTH 16 /* EQ2_B3_A - [15:0] */ /* * R3632 (0xE30) - EQ2_11 */ #define WM5100_EQ2_B3_B_MASK 0xFFFF /* EQ2_B3_B - [15:0] */ #define WM5100_EQ2_B3_B_SHIFT 0 /* EQ2_B3_B - [15:0] */ #define WM5100_EQ2_B3_B_WIDTH 16 /* EQ2_B3_B - [15:0] */ /* * R3633 (0xE31) - EQ2_12 */ #define WM5100_EQ2_B3_C_MASK 0xFFFF /* EQ2_B3_C - [15:0] */ #define WM5100_EQ2_B3_C_SHIFT 0 /* EQ2_B3_C - [15:0] */ #define WM5100_EQ2_B3_C_WIDTH 16 /* EQ2_B3_C - [15:0] */ /* * R3634 (0xE32) - EQ2_13 */ #define WM5100_EQ2_B3_PG_MASK 0xFFFF /* EQ2_B3_PG - [15:0] */ #define WM5100_EQ2_B3_PG_SHIFT 0 /* EQ2_B3_PG - [15:0] */ #define WM5100_EQ2_B3_PG_WIDTH 16 /* EQ2_B3_PG - [15:0] */ /* * R3635 (0xE33) - EQ2_14 */ #define WM5100_EQ2_B4_A_MASK 0xFFFF /* EQ2_B4_A - [15:0] */ #define WM5100_EQ2_B4_A_SHIFT 0 /* EQ2_B4_A - [15:0] */ #define WM5100_EQ2_B4_A_WIDTH 16 /* EQ2_B4_A - [15:0] */ /* * R3636 (0xE34) - EQ2_15 */ #define WM5100_EQ2_B4_B_MASK 0xFFFF /* EQ2_B4_B - [15:0] */ #define WM5100_EQ2_B4_B_SHIFT 0 /* EQ2_B4_B - [15:0] */ #define WM5100_EQ2_B4_B_WIDTH 16 /* EQ2_B4_B - [15:0] */ /* * R3637 (0xE35) - EQ2_16 */ #define WM5100_EQ2_B4_C_MASK 0xFFFF /* EQ2_B4_C - [15:0] */ #define WM5100_EQ2_B4_C_SHIFT 0 /* EQ2_B4_C - [15:0] */ #define WM5100_EQ2_B4_C_WIDTH 16 /* EQ2_B4_C - [15:0] */ /* * R3638 (0xE36) - EQ2_17 */ #define WM5100_EQ2_B4_PG_MASK 0xFFFF /* EQ2_B4_PG - [15:0] */ #define WM5100_EQ2_B4_PG_SHIFT 0 /* EQ2_B4_PG - [15:0] */ #define WM5100_EQ2_B4_PG_WIDTH 16 /* EQ2_B4_PG - [15:0] */ /* * R3639 (0xE37) - EQ2_18 */ #define WM5100_EQ2_B5_A_MASK 0xFFFF /* EQ2_B5_A - [15:0] */ #define WM5100_EQ2_B5_A_SHIFT 0 /* EQ2_B5_A - [15:0] */ #define WM5100_EQ2_B5_A_WIDTH 16 /* EQ2_B5_A - [15:0] */ /* * R3640 (0xE38) - EQ2_19 */ #define WM5100_EQ2_B5_B_MASK 0xFFFF /* EQ2_B5_B - [15:0] */ #define WM5100_EQ2_B5_B_SHIFT 0 /* EQ2_B5_B - [15:0] */ #define WM5100_EQ2_B5_B_WIDTH 16 /* EQ2_B5_B - [15:0] */ /* * R3641 (0xE39) - EQ2_20 */ #define WM5100_EQ2_B5_PG_MASK 0xFFFF /* EQ2_B5_PG - [15:0] */ #define WM5100_EQ2_B5_PG_SHIFT 0 /* EQ2_B5_PG - [15:0] */ #define WM5100_EQ2_B5_PG_WIDTH 16 /* EQ2_B5_PG - [15:0] */ /* * R3644 (0xE3C) - EQ3_1 */ #define WM5100_EQ3_B1_GAIN_MASK 0xF800 /* EQ3_B1_GAIN - [15:11] */ #define WM5100_EQ3_B1_GAIN_SHIFT 11 /* EQ3_B1_GAIN - [15:11] */ #define WM5100_EQ3_B1_GAIN_WIDTH 5 /* EQ3_B1_GAIN - [15:11] */ #define WM5100_EQ3_B2_GAIN_MASK 0x07C0 /* EQ3_B2_GAIN - [10:6] */ #define WM5100_EQ3_B2_GAIN_SHIFT 6 /* EQ3_B2_GAIN - [10:6] */ #define WM5100_EQ3_B2_GAIN_WIDTH 5 /* EQ3_B2_GAIN - [10:6] */ #define WM5100_EQ3_B3_GAIN_MASK 0x003E /* EQ3_B3_GAIN - [5:1] */ #define WM5100_EQ3_B3_GAIN_SHIFT 1 /* EQ3_B3_GAIN - [5:1] */ #define WM5100_EQ3_B3_GAIN_WIDTH 5 /* EQ3_B3_GAIN - [5:1] */ #define WM5100_EQ3_ENA 0x0001 /* EQ3_ENA */ #define WM5100_EQ3_ENA_MASK 0x0001 /* EQ3_ENA */ #define WM5100_EQ3_ENA_SHIFT 0 /* EQ3_ENA */ #define WM5100_EQ3_ENA_WIDTH 1 /* EQ3_ENA */ /* * R3645 (0xE3D) - EQ3_2 */ #define WM5100_EQ3_B4_GAIN_MASK 0xF800 /* EQ3_B4_GAIN - [15:11] */ #define WM5100_EQ3_B4_GAIN_SHIFT 11 /* EQ3_B4_GAIN - [15:11] */ #define WM5100_EQ3_B4_GAIN_WIDTH 5 /* EQ3_B4_GAIN - [15:11] */ #define WM5100_EQ3_B5_GAIN_MASK 0x07C0 /* EQ3_B5_GAIN - [10:6] */ #define WM5100_EQ3_B5_GAIN_SHIFT 6 /* EQ3_B5_GAIN - [10:6] */ #define WM5100_EQ3_B5_GAIN_WIDTH 5 /* EQ3_B5_GAIN - [10:6] */ /* * R3646 (0xE3E) - EQ3_3 */ #define WM5100_EQ3_B1_A_MASK 0xFFFF /* EQ3_B1_A - [15:0] */ #define WM5100_EQ3_B1_A_SHIFT 0 /* EQ3_B1_A - [15:0] */ #define WM5100_EQ3_B1_A_WIDTH 16 /* EQ3_B1_A - [15:0] */ /* * R3647 (0xE3F) - EQ3_4 */ #define WM5100_EQ3_B1_B_MASK 0xFFFF /* EQ3_B1_B - [15:0] */ #define WM5100_EQ3_B1_B_SHIFT 0 /* EQ3_B1_B - [15:0] */ #define WM5100_EQ3_B1_B_WIDTH 16 /* EQ3_B1_B - [15:0] */ /* * R3648 (0xE40) - EQ3_5 */ #define WM5100_EQ3_B1_PG_MASK 0xFFFF /* EQ3_B1_PG - [15:0] */ #define WM5100_EQ3_B1_PG_SHIFT 0 /* EQ3_B1_PG - [15:0] */ #define WM5100_EQ3_B1_PG_WIDTH 16 /* EQ3_B1_PG - [15:0] */ /* * R3649 (0xE41) - EQ3_6 */ #define WM5100_EQ3_B2_A_MASK 0xFFFF /* EQ3_B2_A - [15:0] */ #define WM5100_EQ3_B2_A_SHIFT 0 /* EQ3_B2_A - [15:0] */ #define WM5100_EQ3_B2_A_WIDTH 16 /* EQ3_B2_A - [15:0] */ /* * R3650 (0xE42) - EQ3_7 */ #define WM5100_EQ3_B2_B_MASK 0xFFFF /* EQ3_B2_B - [15:0] */ #define WM5100_EQ3_B2_B_SHIFT 0 /* EQ3_B2_B - [15:0] */ #define WM5100_EQ3_B2_B_WIDTH 16 /* EQ3_B2_B - [15:0] */ /* * R3651 (0xE43) - EQ3_8 */ #define WM5100_EQ3_B2_C_MASK 0xFFFF /* EQ3_B2_C - [15:0] */ #define WM5100_EQ3_B2_C_SHIFT 0 /* EQ3_B2_C - [15:0] */ #define WM5100_EQ3_B2_C_WIDTH 16 /* EQ3_B2_C - [15:0] */ /* * R3652 (0xE44) - EQ3_9 */ #define WM5100_EQ3_B2_PG_MASK 0xFFFF /* EQ3_B2_PG - [15:0] */ #define WM5100_EQ3_B2_PG_SHIFT 0 /* EQ3_B2_PG - [15:0] */ #define WM5100_EQ3_B2_PG_WIDTH 16 /* EQ3_B2_PG - [15:0] */ /* * R3653 (0xE45) - EQ3_10 */ #define WM5100_EQ3_B3_A_MASK 0xFFFF /* EQ3_B3_A - [15:0] */ #define WM5100_EQ3_B3_A_SHIFT 0 /* EQ3_B3_A - [15:0] */ #define WM5100_EQ3_B3_A_WIDTH 16 /* EQ3_B3_A - [15:0] */ /* * R3654 (0xE46) - EQ3_11 */ #define WM5100_EQ3_B3_B_MASK 0xFFFF /* EQ3_B3_B - [15:0] */ #define WM5100_EQ3_B3_B_SHIFT 0 /* EQ3_B3_B - [15:0] */ #define WM5100_EQ3_B3_B_WIDTH 16 /* EQ3_B3_B - [15:0] */ /* * R3655 (0xE47) - EQ3_12 */ #define WM5100_EQ3_B3_C_MASK 0xFFFF /* EQ3_B3_C - [15:0] */ #define WM5100_EQ3_B3_C_SHIFT 0 /* EQ3_B3_C - [15:0] */ #define WM5100_EQ3_B3_C_WIDTH 16 /* EQ3_B3_C - [15:0] */ /* * R3656 (0xE48) - EQ3_13 */ #define WM5100_EQ3_B3_PG_MASK 0xFFFF /* EQ3_B3_PG - [15:0] */ #define WM5100_EQ3_B3_PG_SHIFT 0 /* EQ3_B3_PG - [15:0] */ #define WM5100_EQ3_B3_PG_WIDTH 16 /* EQ3_B3_PG - [15:0] */ /* * R3657 (0xE49) - EQ3_14 */ #define WM5100_EQ3_B4_A_MASK 0xFFFF /* EQ3_B4_A - [15:0] */ #define WM5100_EQ3_B4_A_SHIFT 0 /* EQ3_B4_A - [15:0] */ #define WM5100_EQ3_B4_A_WIDTH 16 /* EQ3_B4_A - [15:0] */ /* * R3658 (0xE4A) - EQ3_15 */ #define WM5100_EQ3_B4_B_MASK 0xFFFF /* EQ3_B4_B - [15:0] */ #define WM5100_EQ3_B4_B_SHIFT 0 /* EQ3_B4_B - [15:0] */ #define WM5100_EQ3_B4_B_WIDTH 16 /* EQ3_B4_B - [15:0] */ /* * R3659 (0xE4B) - EQ3_16 */ #define WM5100_EQ3_B4_C_MASK 0xFFFF /* EQ3_B4_C - [15:0] */ #define WM5100_EQ3_B4_C_SHIFT 0 /* EQ3_B4_C - [15:0] */ #define WM5100_EQ3_B4_C_WIDTH 16 /* EQ3_B4_C - [15:0] */ /* * R3660 (0xE4C) - EQ3_17 */ #define WM5100_EQ3_B4_PG_MASK 0xFFFF /* EQ3_B4_PG - [15:0] */ #define WM5100_EQ3_B4_PG_SHIFT 0 /* EQ3_B4_PG - [15:0] */ #define WM5100_EQ3_B4_PG_WIDTH 16 /* EQ3_B4_PG - [15:0] */ /* * R3661 (0xE4D) - EQ3_18 */ #define WM5100_EQ3_B5_A_MASK 0xFFFF /* EQ3_B5_A - [15:0] */ #define WM5100_EQ3_B5_A_SHIFT 0 /* EQ3_B5_A - [15:0] */ #define WM5100_EQ3_B5_A_WIDTH 16 /* EQ3_B5_A - [15:0] */ /* * R3662 (0xE4E) - EQ3_19 */ #define WM5100_EQ3_B5_B_MASK 0xFFFF /* EQ3_B5_B - [15:0] */ #define WM5100_EQ3_B5_B_SHIFT 0 /* EQ3_B5_B - [15:0] */ #define WM5100_EQ3_B5_B_WIDTH 16 /* EQ3_B5_B - [15:0] */ /* * R3663 (0xE4F) - EQ3_20 */ #define WM5100_EQ3_B5_PG_MASK 0xFFFF /* EQ3_B5_PG - [15:0] */ #define WM5100_EQ3_B5_PG_SHIFT 0 /* EQ3_B5_PG - [15:0] */ #define WM5100_EQ3_B5_PG_WIDTH 16 /* EQ3_B5_PG - [15:0] */ /* * R3666 (0xE52) - EQ4_1 */ #define WM5100_EQ4_B1_GAIN_MASK 0xF800 /* EQ4_B1_GAIN - [15:11] */ #define WM5100_EQ4_B1_GAIN_SHIFT 11 /* EQ4_B1_GAIN - [15:11] */ #define WM5100_EQ4_B1_GAIN_WIDTH 5 /* EQ4_B1_GAIN - [15:11] */ #define WM5100_EQ4_B2_GAIN_MASK 0x07C0 /* EQ4_B2_GAIN - [10:6] */ #define WM5100_EQ4_B2_GAIN_SHIFT 6 /* EQ4_B2_GAIN - [10:6] */ #define WM5100_EQ4_B2_GAIN_WIDTH 5 /* EQ4_B2_GAIN - [10:6] */ #define WM5100_EQ4_B3_GAIN_MASK 0x003E /* EQ4_B3_GAIN - [5:1] */ #define WM5100_EQ4_B3_GAIN_SHIFT 1 /* EQ4_B3_GAIN - [5:1] */ #define WM5100_EQ4_B3_GAIN_WIDTH 5 /* EQ4_B3_GAIN - [5:1] */ #define WM5100_EQ4_ENA 0x0001 /* EQ4_ENA */ #define WM5100_EQ4_ENA_MASK 0x0001 /* EQ4_ENA */ #define WM5100_EQ4_ENA_SHIFT 0 /* EQ4_ENA */ #define WM5100_EQ4_ENA_WIDTH 1 /* EQ4_ENA */ /* * R3667 (0xE53) - EQ4_2 */ #define WM5100_EQ4_B4_GAIN_MASK 0xF800 /* EQ4_B4_GAIN - [15:11] */ #define WM5100_EQ4_B4_GAIN_SHIFT 11 /* EQ4_B4_GAIN - [15:11] */ #define WM5100_EQ4_B4_GAIN_WIDTH 5 /* EQ4_B4_GAIN - [15:11] */ #define WM5100_EQ4_B5_GAIN_MASK 0x07C0 /* EQ4_B5_GAIN - [10:6] */ #define WM5100_EQ4_B5_GAIN_SHIFT 6 /* EQ4_B5_GAIN - [10:6] */ #define WM5100_EQ4_B5_GAIN_WIDTH 5 /* EQ4_B5_GAIN - [10:6] */ /* * R3668 (0xE54) - EQ4_3 */ #define WM5100_EQ4_B1_A_MASK 0xFFFF /* EQ4_B1_A - [15:0] */ #define WM5100_EQ4_B1_A_SHIFT 0 /* EQ4_B1_A - [15:0] */ #define WM5100_EQ4_B1_A_WIDTH 16 /* EQ4_B1_A - [15:0] */ /* * R3669 (0xE55) - EQ4_4 */ #define WM5100_EQ4_B1_B_MASK 0xFFFF /* EQ4_B1_B - [15:0] */ #define WM5100_EQ4_B1_B_SHIFT 0 /* EQ4_B1_B - [15:0] */ #define WM5100_EQ4_B1_B_WIDTH 16 /* EQ4_B1_B - [15:0] */ /* * R3670 (0xE56) - EQ4_5 */ #define WM5100_EQ4_B1_PG_MASK 0xFFFF /* EQ4_B1_PG - [15:0] */ #define WM5100_EQ4_B1_PG_SHIFT 0 /* EQ4_B1_PG - [15:0] */ #define WM5100_EQ4_B1_PG_WIDTH 16 /* EQ4_B1_PG - [15:0] */ /* * R3671 (0xE57) - EQ4_6 */ #define WM5100_EQ4_B2_A_MASK 0xFFFF /* EQ4_B2_A - [15:0] */ #define WM5100_EQ4_B2_A_SHIFT 0 /* EQ4_B2_A - [15:0] */ #define WM5100_EQ4_B2_A_WIDTH 16 /* EQ4_B2_A - [15:0] */ /* * R3672 (0xE58) - EQ4_7 */ #define WM5100_EQ4_B2_B_MASK 0xFFFF /* EQ4_B2_B - [15:0] */ #define WM5100_EQ4_B2_B_SHIFT 0 /* EQ4_B2_B - [15:0] */ #define WM5100_EQ4_B2_B_WIDTH 16 /* EQ4_B2_B - [15:0] */ /* * R3673 (0xE59) - EQ4_8 */ #define WM5100_EQ4_B2_C_MASK 0xFFFF /* EQ4_B2_C - [15:0] */ #define WM5100_EQ4_B2_C_SHIFT 0 /* EQ4_B2_C - [15:0] */ #define WM5100_EQ4_B2_C_WIDTH 16 /* EQ4_B2_C - [15:0] */ /* * R3674 (0xE5A) - EQ4_9 */ #define WM5100_EQ4_B2_PG_MASK 0xFFFF /* EQ4_B2_PG - [15:0] */ #define WM5100_EQ4_B2_PG_SHIFT 0 /* EQ4_B2_PG - [15:0] */ #define WM5100_EQ4_B2_PG_WIDTH 16 /* EQ4_B2_PG - [15:0] */ /* * R3675 (0xE5B) - EQ4_10 */ #define WM5100_EQ4_B3_A_MASK 0xFFFF /* EQ4_B3_A - [15:0] */ #define WM5100_EQ4_B3_A_SHIFT 0 /* EQ4_B3_A - [15:0] */ #define WM5100_EQ4_B3_A_WIDTH 16 /* EQ4_B3_A - [15:0] */ /* * R3676 (0xE5C) - EQ4_11 */ #define WM5100_EQ4_B3_B_MASK 0xFFFF /* EQ4_B3_B - [15:0] */ #define WM5100_EQ4_B3_B_SHIFT 0 /* EQ4_B3_B - [15:0] */ #define WM5100_EQ4_B3_B_WIDTH 16 /* EQ4_B3_B - [15:0] */ /* * R3677 (0xE5D) - EQ4_12 */ #define WM5100_EQ4_B3_C_MASK 0xFFFF /* EQ4_B3_C - [15:0] */ #define WM5100_EQ4_B3_C_SHIFT 0 /* EQ4_B3_C - [15:0] */ #define WM5100_EQ4_B3_C_WIDTH 16 /* EQ4_B3_C - [15:0] */ /* * R3678 (0xE5E) - EQ4_13 */ #define WM5100_EQ4_B3_PG_MASK 0xFFFF /* EQ4_B3_PG - [15:0] */ #define WM5100_EQ4_B3_PG_SHIFT 0 /* EQ4_B3_PG - [15:0] */ #define WM5100_EQ4_B3_PG_WIDTH 16 /* EQ4_B3_PG - [15:0] */ /* * R3679 (0xE5F) - EQ4_14 */ #define WM5100_EQ4_B4_A_MASK 0xFFFF /* EQ4_B4_A - [15:0] */ #define WM5100_EQ4_B4_A_SHIFT 0 /* EQ4_B4_A - [15:0] */ #define WM5100_EQ4_B4_A_WIDTH 16 /* EQ4_B4_A - [15:0] */ /* * R3680 (0xE60) - EQ4_15 */ #define WM5100_EQ4_B4_B_MASK 0xFFFF /* EQ4_B4_B - [15:0] */ #define WM5100_EQ4_B4_B_SHIFT 0 /* EQ4_B4_B - [15:0] */ #define WM5100_EQ4_B4_B_WIDTH 16 /* EQ4_B4_B - [15:0] */ /* * R3681 (0xE61) - EQ4_16 */ #define WM5100_EQ4_B4_C_MASK 0xFFFF /* EQ4_B4_C - [15:0] */ #define WM5100_EQ4_B4_C_SHIFT 0 /* EQ4_B4_C - [15:0] */ #define WM5100_EQ4_B4_C_WIDTH 16 /* EQ4_B4_C - [15:0] */ /* * R3682 (0xE62) - EQ4_17 */ #define WM5100_EQ4_B4_PG_MASK 0xFFFF /* EQ4_B4_PG - [15:0] */ #define WM5100_EQ4_B4_PG_SHIFT 0 /* EQ4_B4_PG - [15:0] */ #define WM5100_EQ4_B4_PG_WIDTH 16 /* EQ4_B4_PG - [15:0] */ /* * R3683 (0xE63) - EQ4_18 */ #define WM5100_EQ4_B5_A_MASK 0xFFFF /* EQ4_B5_A - [15:0] */ #define WM5100_EQ4_B5_A_SHIFT 0 /* EQ4_B5_A - [15:0] */ #define WM5100_EQ4_B5_A_WIDTH 16 /* EQ4_B5_A - [15:0] */ /* * R3684 (0xE64) - EQ4_19 */ #define WM5100_EQ4_B5_B_MASK 0xFFFF /* EQ4_B5_B - [15:0] */ #define WM5100_EQ4_B5_B_SHIFT 0 /* EQ4_B5_B - [15:0] */ #define WM5100_EQ4_B5_B_WIDTH 16 /* EQ4_B5_B - [15:0] */ /* * R3685 (0xE65) - EQ4_20 */ #define WM5100_EQ4_B5_PG_MASK 0xFFFF /* EQ4_B5_PG - [15:0] */ #define WM5100_EQ4_B5_PG_SHIFT 0 /* EQ4_B5_PG - [15:0] */ #define WM5100_EQ4_B5_PG_WIDTH 16 /* EQ4_B5_PG - [15:0] */ /* * R3712 (0xE80) - DRC1 ctrl1 */ #define WM5100_DRC_SIG_DET_RMS_MASK 0xF800 /* DRC_SIG_DET_RMS - [15:11] */ #define WM5100_DRC_SIG_DET_RMS_SHIFT 11 /* DRC_SIG_DET_RMS - [15:11] */ #define WM5100_DRC_SIG_DET_RMS_WIDTH 5 /* DRC_SIG_DET_RMS - [15:11] */ #define WM5100_DRC_SIG_DET_PK_MASK 0x0600 /* DRC_SIG_DET_PK - [10:9] */ #define WM5100_DRC_SIG_DET_PK_SHIFT 9 /* DRC_SIG_DET_PK - [10:9] */ #define WM5100_DRC_SIG_DET_PK_WIDTH 2 /* DRC_SIG_DET_PK - [10:9] */ #define WM5100_DRC_NG_ENA 0x0100 /* DRC_NG_ENA */ #define WM5100_DRC_NG_ENA_MASK 0x0100 /* DRC_NG_ENA */ #define WM5100_DRC_NG_ENA_SHIFT 8 /* DRC_NG_ENA */ #define WM5100_DRC_NG_ENA_WIDTH 1 /* DRC_NG_ENA */ #define WM5100_DRC_SIG_DET_MODE 0x0080 /* DRC_SIG_DET_MODE */ #define WM5100_DRC_SIG_DET_MODE_MASK 0x0080 /* DRC_SIG_DET_MODE */ #define WM5100_DRC_SIG_DET_MODE_SHIFT 7 /* DRC_SIG_DET_MODE */ #define WM5100_DRC_SIG_DET_MODE_WIDTH 1 /* DRC_SIG_DET_MODE */ #define WM5100_DRC_SIG_DET 0x0040 /* DRC_SIG_DET */ #define WM5100_DRC_SIG_DET_MASK 0x0040 /* DRC_SIG_DET */ #define WM5100_DRC_SIG_DET_SHIFT 6 /* DRC_SIG_DET */ #define WM5100_DRC_SIG_DET_WIDTH 1 /* DRC_SIG_DET */ #define WM5100_DRC_KNEE2_OP_ENA 0x0020 /* DRC_KNEE2_OP_ENA */ #define WM5100_DRC_KNEE2_OP_ENA_MASK 0x0020 /* DRC_KNEE2_OP_ENA */ #define WM5100_DRC_KNEE2_OP_ENA_SHIFT 5 /* DRC_KNEE2_OP_ENA */ #define WM5100_DRC_KNEE2_OP_ENA_WIDTH 1 /* DRC_KNEE2_OP_ENA */ #define WM5100_DRC_QR 0x0010 /* DRC_QR */ #define WM5100_DRC_QR_MASK 0x0010 /* DRC_QR */ #define WM5100_DRC_QR_SHIFT 4 /* DRC_QR */ #define WM5100_DRC_QR_WIDTH 1 /* DRC_QR */ #define WM5100_DRC_ANTICLIP 0x0008 /* DRC_ANTICLIP */ #define WM5100_DRC_ANTICLIP_MASK 0x0008 /* DRC_ANTICLIP */ #define WM5100_DRC_ANTICLIP_SHIFT 3 /* DRC_ANTICLIP */ #define WM5100_DRC_ANTICLIP_WIDTH 1 /* DRC_ANTICLIP */ #define WM5100_DRCL_ENA 0x0002 /* DRCL_ENA */ #define WM5100_DRCL_ENA_MASK 0x0002 /* DRCL_ENA */ #define WM5100_DRCL_ENA_SHIFT 1 /* DRCL_ENA */ #define WM5100_DRCL_ENA_WIDTH 1 /* DRCL_ENA */ #define WM5100_DRCR_ENA 0x0001 /* DRCR_ENA */ #define WM5100_DRCR_ENA_MASK 0x0001 /* DRCR_ENA */ #define WM5100_DRCR_ENA_SHIFT 0 /* DRCR_ENA */ #define WM5100_DRCR_ENA_WIDTH 1 /* DRCR_ENA */ /* * R3713 (0xE81) - DRC1 ctrl2 */ #define WM5100_DRC_ATK_MASK 0x1E00 /* DRC_ATK - [12:9] */ #define WM5100_DRC_ATK_SHIFT 9 /* DRC_ATK - [12:9] */ #define WM5100_DRC_ATK_WIDTH 4 /* DRC_ATK - [12:9] */ #define WM5100_DRC_DCY_MASK 0x01E0 /* DRC_DCY - [8:5] */ #define WM5100_DRC_DCY_SHIFT 5 /* DRC_DCY - [8:5] */ #define WM5100_DRC_DCY_WIDTH 4 /* DRC_DCY - [8:5] */ #define WM5100_DRC_MINGAIN_MASK 0x001C /* DRC_MINGAIN - [4:2] */ #define WM5100_DRC_MINGAIN_SHIFT 2 /* DRC_MINGAIN - [4:2] */ #define WM5100_DRC_MINGAIN_WIDTH 3 /* DRC_MINGAIN - [4:2] */ #define WM5100_DRC_MAXGAIN_MASK 0x0003 /* DRC_MAXGAIN - [1:0] */ #define WM5100_DRC_MAXGAIN_SHIFT 0 /* DRC_MAXGAIN - [1:0] */ #define WM5100_DRC_MAXGAIN_WIDTH 2 /* DRC_MAXGAIN - [1:0] */ /* * R3714 (0xE82) - DRC1 ctrl3 */ #define WM5100_DRC_NG_MINGAIN_MASK 0xF000 /* DRC_NG_MINGAIN - [15:12] */ #define WM5100_DRC_NG_MINGAIN_SHIFT 12 /* DRC_NG_MINGAIN - [15:12] */ #define WM5100_DRC_NG_MINGAIN_WIDTH 4 /* DRC_NG_MINGAIN - [15:12] */ #define WM5100_DRC_NG_EXP_MASK 0x0C00 /* DRC_NG_EXP - [11:10] */ #define WM5100_DRC_NG_EXP_SHIFT 10 /* DRC_NG_EXP - [11:10] */ #define WM5100_DRC_NG_EXP_WIDTH 2 /* DRC_NG_EXP - [11:10] */ #define WM5100_DRC_QR_THR_MASK 0x0300 /* DRC_QR_THR - [9:8] */ #define WM5100_DRC_QR_THR_SHIFT 8 /* DRC_QR_THR - [9:8] */ #define WM5100_DRC_QR_THR_WIDTH 2 /* DRC_QR_THR - [9:8] */ #define WM5100_DRC_QR_DCY_MASK 0x00C0 /* DRC_QR_DCY - [7:6] */ #define WM5100_DRC_QR_DCY_SHIFT 6 /* DRC_QR_DCY - [7:6] */ #define WM5100_DRC_QR_DCY_WIDTH 2 /* DRC_QR_DCY - [7:6] */ #define WM5100_DRC_HI_COMP_MASK 0x0038 /* DRC_HI_COMP - [5:3] */ #define WM5100_DRC_HI_COMP_SHIFT 3 /* DRC_HI_COMP - [5:3] */ #define WM5100_DRC_HI_COMP_WIDTH 3 /* DRC_HI_COMP - [5:3] */ #define WM5100_DRC_LO_COMP_MASK 0x0007 /* DRC_LO_COMP - [2:0] */ #define WM5100_DRC_LO_COMP_SHIFT 0 /* DRC_LO_COMP - [2:0] */ #define WM5100_DRC_LO_COMP_WIDTH 3 /* DRC_LO_COMP - [2:0] */ /* * R3715 (0xE83) - DRC1 ctrl4 */ #define WM5100_DRC_KNEE_IP_MASK 0x07E0 /* DRC_KNEE_IP - [10:5] */ #define WM5100_DRC_KNEE_IP_SHIFT 5 /* DRC_KNEE_IP - [10:5] */ #define WM5100_DRC_KNEE_IP_WIDTH 6 /* DRC_KNEE_IP - [10:5] */ #define WM5100_DRC_KNEE_OP_MASK 0x001F /* DRC_KNEE_OP - [4:0] */ #define WM5100_DRC_KNEE_OP_SHIFT 0 /* DRC_KNEE_OP - [4:0] */ #define WM5100_DRC_KNEE_OP_WIDTH 5 /* DRC_KNEE_OP - [4:0] */ /* * R3716 (0xE84) - DRC1 ctrl5 */ #define WM5100_DRC_KNEE2_IP_MASK 0x03E0 /* DRC_KNEE2_IP - [9:5] */ #define WM5100_DRC_KNEE2_IP_SHIFT 5 /* DRC_KNEE2_IP - [9:5] */ #define WM5100_DRC_KNEE2_IP_WIDTH 5 /* DRC_KNEE2_IP - [9:5] */ #define WM5100_DRC_KNEE2_OP_MASK 0x001F /* DRC_KNEE2_OP - [4:0] */ #define WM5100_DRC_KNEE2_OP_SHIFT 0 /* DRC_KNEE2_OP - [4:0] */ #define WM5100_DRC_KNEE2_OP_WIDTH 5 /* DRC_KNEE2_OP - [4:0] */ /* * R3776 (0xEC0) - HPLPF1_1 */ #define WM5100_LHPF1_MODE 0x0002 /* LHPF1_MODE */ #define WM5100_LHPF1_MODE_MASK 0x0002 /* LHPF1_MODE */ #define WM5100_LHPF1_MODE_SHIFT 1 /* LHPF1_MODE */ #define WM5100_LHPF1_MODE_WIDTH 1 /* LHPF1_MODE */ #define WM5100_LHPF1_ENA 0x0001 /* LHPF1_ENA */ #define WM5100_LHPF1_ENA_MASK 0x0001 /* LHPF1_ENA */ #define WM5100_LHPF1_ENA_SHIFT 0 /* LHPF1_ENA */ #define WM5100_LHPF1_ENA_WIDTH 1 /* LHPF1_ENA */ /* * R3777 (0xEC1) - HPLPF1_2 */ #define WM5100_LHPF1_COEFF_MASK 0xFFFF /* LHPF1_COEFF - [15:0] */ #define WM5100_LHPF1_COEFF_SHIFT 0 /* LHPF1_COEFF - [15:0] */ #define WM5100_LHPF1_COEFF_WIDTH 16 /* LHPF1_COEFF - [15:0] */ /* * R3780 (0xEC4) - HPLPF2_1 */ #define WM5100_LHPF2_MODE 0x0002 /* LHPF2_MODE */ #define WM5100_LHPF2_MODE_MASK 0x0002 /* LHPF2_MODE */ #define WM5100_LHPF2_MODE_SHIFT 1 /* LHPF2_MODE */ #define WM5100_LHPF2_MODE_WIDTH 1 /* LHPF2_MODE */ #define WM5100_LHPF2_ENA 0x0001 /* LHPF2_ENA */ #define WM5100_LHPF2_ENA_MASK 0x0001 /* LHPF2_ENA */ #define WM5100_LHPF2_ENA_SHIFT 0 /* LHPF2_ENA */ #define WM5100_LHPF2_ENA_WIDTH 1 /* LHPF2_ENA */ /* * R3781 (0xEC5) - HPLPF2_2 */ #define WM5100_LHPF2_COEFF_MASK 0xFFFF /* LHPF2_COEFF - [15:0] */ #define WM5100_LHPF2_COEFF_SHIFT 0 /* LHPF2_COEFF - [15:0] */ #define WM5100_LHPF2_COEFF_WIDTH 16 /* LHPF2_COEFF - [15:0] */ /* * R3784 (0xEC8) - HPLPF3_1 */ #define WM5100_LHPF3_MODE 0x0002 /* LHPF3_MODE */ #define WM5100_LHPF3_MODE_MASK 0x0002 /* LHPF3_MODE */ #define WM5100_LHPF3_MODE_SHIFT 1 /* LHPF3_MODE */ #define WM5100_LHPF3_MODE_WIDTH 1 /* LHPF3_MODE */ #define WM5100_LHPF3_ENA 0x0001 /* LHPF3_ENA */ #define WM5100_LHPF3_ENA_MASK 0x0001 /* LHPF3_ENA */ #define WM5100_LHPF3_ENA_SHIFT 0 /* LHPF3_ENA */ #define WM5100_LHPF3_ENA_WIDTH 1 /* LHPF3_ENA */ /* * R3785 (0xEC9) - HPLPF3_2 */ #define WM5100_LHPF3_COEFF_MASK 0xFFFF /* LHPF3_COEFF - [15:0] */ #define WM5100_LHPF3_COEFF_SHIFT 0 /* LHPF3_COEFF - [15:0] */ #define WM5100_LHPF3_COEFF_WIDTH 16 /* LHPF3_COEFF - [15:0] */ /* * R3788 (0xECC) - HPLPF4_1 */ #define WM5100_LHPF4_MODE 0x0002 /* LHPF4_MODE */ #define WM5100_LHPF4_MODE_MASK 0x0002 /* LHPF4_MODE */ #define WM5100_LHPF4_MODE_SHIFT 1 /* LHPF4_MODE */ #define WM5100_LHPF4_MODE_WIDTH 1 /* LHPF4_MODE */ #define WM5100_LHPF4_ENA 0x0001 /* LHPF4_ENA */ #define WM5100_LHPF4_ENA_MASK 0x0001 /* LHPF4_ENA */ #define WM5100_LHPF4_ENA_SHIFT 0 /* LHPF4_ENA */ #define WM5100_LHPF4_ENA_WIDTH 1 /* LHPF4_ENA */ /* * R3789 (0xECD) - HPLPF4_2 */ #define WM5100_LHPF4_COEFF_MASK 0xFFFF /* LHPF4_COEFF - [15:0] */ #define WM5100_LHPF4_COEFF_SHIFT 0 /* LHPF4_COEFF - [15:0] */ #define WM5100_LHPF4_COEFF_WIDTH 16 /* LHPF4_COEFF - [15:0] */ /* * R4132 (0x1024) - DSP2 Control 30 */ #define WM5100_DSP2_RATE_MASK 0xC000 /* DSP2_RATE - [15:14] */ #define WM5100_DSP2_RATE_SHIFT 14 /* DSP2_RATE - [15:14] */ #define WM5100_DSP2_RATE_WIDTH 2 /* DSP2_RATE - [15:14] */ #define WM5100_DSP2_DBG_CLK_ENA 0x0008 /* DSP2_DBG_CLK_ENA */ #define WM5100_DSP2_DBG_CLK_ENA_MASK 0x0008 /* DSP2_DBG_CLK_ENA */ #define WM5100_DSP2_DBG_CLK_ENA_SHIFT 3 /* DSP2_DBG_CLK_ENA */ #define WM5100_DSP2_DBG_CLK_ENA_WIDTH 1 /* DSP2_DBG_CLK_ENA */ #define WM5100_DSP2_SYS_ENA 0x0004 /* DSP2_SYS_ENA */ #define WM5100_DSP2_SYS_ENA_MASK 0x0004 /* DSP2_SYS_ENA */ #define WM5100_DSP2_SYS_ENA_SHIFT 2 /* DSP2_SYS_ENA */ #define WM5100_DSP2_SYS_ENA_WIDTH 1 /* DSP2_SYS_ENA */ #define WM5100_DSP2_CORE_ENA 0x0002 /* DSP2_CORE_ENA */ #define WM5100_DSP2_CORE_ENA_MASK 0x0002 /* DSP2_CORE_ENA */ #define WM5100_DSP2_CORE_ENA_SHIFT 1 /* DSP2_CORE_ENA */ #define WM5100_DSP2_CORE_ENA_WIDTH 1 /* DSP2_CORE_ENA */ #define WM5100_DSP2_START 0x0001 /* DSP2_START */ #define WM5100_DSP2_START_MASK 0x0001 /* DSP2_START */ #define WM5100_DSP2_START_SHIFT 0 /* DSP2_START */ #define WM5100_DSP2_START_WIDTH 1 /* DSP2_START */ /* * R3876 (0xF24) - DSP1 Control 30 */ #define WM5100_DSP1_RATE_MASK 0xC000 /* DSP1_RATE - [15:14] */ #define WM5100_DSP1_RATE_SHIFT 14 /* DSP1_RATE - [15:14] */ #define WM5100_DSP1_RATE_WIDTH 2 /* DSP1_RATE - [15:14] */ #define WM5100_DSP1_DBG_CLK_ENA 0x0008 /* DSP1_DBG_CLK_ENA */ #define WM5100_DSP1_DBG_CLK_ENA_MASK 0x0008 /* DSP1_DBG_CLK_ENA */ #define WM5100_DSP1_DBG_CLK_ENA_SHIFT 3 /* DSP1_DBG_CLK_ENA */ #define WM5100_DSP1_DBG_CLK_ENA_WIDTH 1 /* DSP1_DBG_CLK_ENA */ #define WM5100_DSP1_SYS_ENA 0x0004 /* DSP1_SYS_ENA */ #define WM5100_DSP1_SYS_ENA_MASK 0x0004 /* DSP1_SYS_ENA */ #define WM5100_DSP1_SYS_ENA_SHIFT 2 /* DSP1_SYS_ENA */ #define WM5100_DSP1_SYS_ENA_WIDTH 1 /* DSP1_SYS_ENA */ #define WM5100_DSP1_CORE_ENA 0x0002 /* DSP1_CORE_ENA */ #define WM5100_DSP1_CORE_ENA_MASK 0x0002 /* DSP1_CORE_ENA */ #define WM5100_DSP1_CORE_ENA_SHIFT 1 /* DSP1_CORE_ENA */ #define WM5100_DSP1_CORE_ENA_WIDTH 1 /* DSP1_CORE_ENA */ #define WM5100_DSP1_START 0x0001 /* DSP1_START */ #define WM5100_DSP1_START_MASK 0x0001 /* DSP1_START */ #define WM5100_DSP1_START_SHIFT 0 /* DSP1_START */ #define WM5100_DSP1_START_WIDTH 1 /* DSP1_START */ /* * R4388 (0x1124) - DSP3 Control 30 */ #define WM5100_DSP3_RATE_MASK 0xC000 /* DSP3_RATE - [15:14] */ #define WM5100_DSP3_RATE_SHIFT 14 /* DSP3_RATE - [15:14] */ #define WM5100_DSP3_RATE_WIDTH 2 /* DSP3_RATE - [15:14] */ #define WM5100_DSP3_DBG_CLK_ENA 0x0008 /* DSP3_DBG_CLK_ENA */ #define WM5100_DSP3_DBG_CLK_ENA_MASK 0x0008 /* DSP3_DBG_CLK_ENA */ #define WM5100_DSP3_DBG_CLK_ENA_SHIFT 3 /* DSP3_DBG_CLK_ENA */ #define WM5100_DSP3_DBG_CLK_ENA_WIDTH 1 /* DSP3_DBG_CLK_ENA */ #define WM5100_DSP3_SYS_ENA 0x0004 /* DSP3_SYS_ENA */ #define WM5100_DSP3_SYS_ENA_MASK 0x0004 /* DSP3_SYS_ENA */ #define WM5100_DSP3_SYS_ENA_SHIFT 2 /* DSP3_SYS_ENA */ #define WM5100_DSP3_SYS_ENA_WIDTH 1 /* DSP3_SYS_ENA */ #define WM5100_DSP3_CORE_ENA 0x0002 /* DSP3_CORE_ENA */ #define WM5100_DSP3_CORE_ENA_MASK 0x0002 /* DSP3_CORE_ENA */ #define WM5100_DSP3_CORE_ENA_SHIFT 1 /* DSP3_CORE_ENA */ #define WM5100_DSP3_CORE_ENA_WIDTH 1 /* DSP3_CORE_ENA */ #define WM5100_DSP3_START 0x0001 /* DSP3_START */ #define WM5100_DSP3_START_MASK 0x0001 /* DSP3_START */ #define WM5100_DSP3_START_SHIFT 0 /* DSP3_START */ #define WM5100_DSP3_START_WIDTH 1 /* DSP3_START */ /* * R16384 (0x4000) - DSP1 DM 0 */ #define WM5100_DSP1_DM_START_1_MASK 0x00FF /* DSP1_DM_START - [7:0] */ #define WM5100_DSP1_DM_START_1_SHIFT 0 /* DSP1_DM_START - [7:0] */ #define WM5100_DSP1_DM_START_1_WIDTH 8 /* DSP1_DM_START - [7:0] */ /* * R16385 (0x4001) - DSP1 DM 1 */ #define WM5100_DSP1_DM_START_MASK 0xFFFF /* DSP1_DM_START - [15:0] */ #define WM5100_DSP1_DM_START_SHIFT 0 /* DSP1_DM_START - [15:0] */ #define WM5100_DSP1_DM_START_WIDTH 16 /* DSP1_DM_START - [15:0] */ /* * R16386 (0x4002) - DSP1 DM 2 */ #define WM5100_DSP1_DM_1_1_MASK 0x00FF /* DSP1_DM_1 - [7:0] */ #define WM5100_DSP1_DM_1_1_SHIFT 0 /* DSP1_DM_1 - [7:0] */ #define WM5100_DSP1_DM_1_1_WIDTH 8 /* DSP1_DM_1 - [7:0] */ /* * R16387 (0x4003) - DSP1 DM 3 */ #define WM5100_DSP1_DM_1_MASK 0xFFFF /* DSP1_DM_1 - [15:0] */ #define WM5100_DSP1_DM_1_SHIFT 0 /* DSP1_DM_1 - [15:0] */ #define WM5100_DSP1_DM_1_WIDTH 16 /* DSP1_DM_1 - [15:0] */ /* * R16892 (0x41FC) - DSP1 DM 508 */ #define WM5100_DSP1_DM_254_1_MASK 0x00FF /* DSP1_DM_254 - [7:0] */ #define WM5100_DSP1_DM_254_1_SHIFT 0 /* DSP1_DM_254 - [7:0] */ #define WM5100_DSP1_DM_254_1_WIDTH 8 /* DSP1_DM_254 - [7:0] */ /* * R16893 (0x41FD) - DSP1 DM 509 */ #define WM5100_DSP1_DM_254_MASK 0xFFFF /* DSP1_DM_254 - [15:0] */ #define WM5100_DSP1_DM_254_SHIFT 0 /* DSP1_DM_254 - [15:0] */ #define WM5100_DSP1_DM_254_WIDTH 16 /* DSP1_DM_254 - [15:0] */ /* * R16894 (0x41FE) - DSP1 DM 510 */ #define WM5100_DSP1_DM_END_1_MASK 0x00FF /* DSP1_DM_END - [7:0] */ #define WM5100_DSP1_DM_END_1_SHIFT 0 /* DSP1_DM_END - [7:0] */ #define WM5100_DSP1_DM_END_1_WIDTH 8 /* DSP1_DM_END - [7:0] */ /* * R16895 (0x41FF) - DSP1 DM 511 */ #define WM5100_DSP1_DM_END_MASK 0xFFFF /* DSP1_DM_END - [15:0] */ #define WM5100_DSP1_DM_END_SHIFT 0 /* DSP1_DM_END - [15:0] */ #define WM5100_DSP1_DM_END_WIDTH 16 /* DSP1_DM_END - [15:0] */ /* * R18432 (0x4800) - DSP1 PM 0 */ #define WM5100_DSP1_PM_START_2_MASK 0x00FF /* DSP1_PM_START - [7:0] */ #define WM5100_DSP1_PM_START_2_SHIFT 0 /* DSP1_PM_START - [7:0] */ #define WM5100_DSP1_PM_START_2_WIDTH 8 /* DSP1_PM_START - [7:0] */ /* * R18433 (0x4801) - DSP1 PM 1 */ #define WM5100_DSP1_PM_START_1_MASK 0xFFFF /* DSP1_PM_START - [15:0] */ #define WM5100_DSP1_PM_START_1_SHIFT 0 /* DSP1_PM_START - [15:0] */ #define WM5100_DSP1_PM_START_1_WIDTH 16 /* DSP1_PM_START - [15:0] */ /* * R18434 (0x4802) - DSP1 PM 2 */ #define WM5100_DSP1_PM_START_MASK 0xFFFF /* DSP1_PM_START - [15:0] */ #define WM5100_DSP1_PM_START_SHIFT 0 /* DSP1_PM_START - [15:0] */ #define WM5100_DSP1_PM_START_WIDTH 16 /* DSP1_PM_START - [15:0] */ /* * R18435 (0x4803) - DSP1 PM 3 */ #define WM5100_DSP1_PM_1_2_MASK 0x00FF /* DSP1_PM_1 - [7:0] */ #define WM5100_DSP1_PM_1_2_SHIFT 0 /* DSP1_PM_1 - [7:0] */ #define WM5100_DSP1_PM_1_2_WIDTH 8 /* DSP1_PM_1 - [7:0] */ /* * R18436 (0x4804) - DSP1 PM 4 */ #define WM5100_DSP1_PM_1_1_MASK 0xFFFF /* DSP1_PM_1 - [15:0] */ #define WM5100_DSP1_PM_1_1_SHIFT 0 /* DSP1_PM_1 - [15:0] */ #define WM5100_DSP1_PM_1_1_WIDTH 16 /* DSP1_PM_1 - [15:0] */ /* * R18437 (0x4805) - DSP1 PM 5 */ #define WM5100_DSP1_PM_1_MASK 0xFFFF /* DSP1_PM_1 - [15:0] */ #define WM5100_DSP1_PM_1_SHIFT 0 /* DSP1_PM_1 - [15:0] */ #define WM5100_DSP1_PM_1_WIDTH 16 /* DSP1_PM_1 - [15:0] */ /* * R19962 (0x4DFA) - DSP1 PM 1530 */ #define WM5100_DSP1_PM_510_2_MASK 0x00FF /* DSP1_PM_510 - [7:0] */ #define WM5100_DSP1_PM_510_2_SHIFT 0 /* DSP1_PM_510 - [7:0] */ #define WM5100_DSP1_PM_510_2_WIDTH 8 /* DSP1_PM_510 - [7:0] */ /* * R19963 (0x4DFB) - DSP1 PM 1531 */ #define WM5100_DSP1_PM_510_1_MASK 0xFFFF /* DSP1_PM_510 - [15:0] */ #define WM5100_DSP1_PM_510_1_SHIFT 0 /* DSP1_PM_510 - [15:0] */ #define WM5100_DSP1_PM_510_1_WIDTH 16 /* DSP1_PM_510 - [15:0] */ /* * R19964 (0x4DFC) - DSP1 PM 1532 */ #define WM5100_DSP1_PM_510_MASK 0xFFFF /* DSP1_PM_510 - [15:0] */ #define WM5100_DSP1_PM_510_SHIFT 0 /* DSP1_PM_510 - [15:0] */ #define WM5100_DSP1_PM_510_WIDTH 16 /* DSP1_PM_510 - [15:0] */ /* * R19965 (0x4DFD) - DSP1 PM 1533 */ #define WM5100_DSP1_PM_END_2_MASK 0x00FF /* DSP1_PM_END - [7:0] */ #define WM5100_DSP1_PM_END_2_SHIFT 0 /* DSP1_PM_END - [7:0] */ #define WM5100_DSP1_PM_END_2_WIDTH 8 /* DSP1_PM_END - [7:0] */ /* * R19966 (0x4DFE) - DSP1 PM 1534 */ #define WM5100_DSP1_PM_END_1_MASK 0xFFFF /* DSP1_PM_END - [15:0] */ #define WM5100_DSP1_PM_END_1_SHIFT 0 /* DSP1_PM_END - [15:0] */ #define WM5100_DSP1_PM_END_1_WIDTH 16 /* DSP1_PM_END - [15:0] */ /* * R19967 (0x4DFF) - DSP1 PM 1535 */ #define WM5100_DSP1_PM_END_MASK 0xFFFF /* DSP1_PM_END - [15:0] */ #define WM5100_DSP1_PM_END_SHIFT 0 /* DSP1_PM_END - [15:0] */ #define WM5100_DSP1_PM_END_WIDTH 16 /* DSP1_PM_END - [15:0] */ /* * R20480 (0x5000) - DSP1 ZM 0 */ #define WM5100_DSP1_ZM_START_1_MASK 0x00FF /* DSP1_ZM_START - [7:0] */ #define WM5100_DSP1_ZM_START_1_SHIFT 0 /* DSP1_ZM_START - [7:0] */ #define WM5100_DSP1_ZM_START_1_WIDTH 8 /* DSP1_ZM_START - [7:0] */ /* * R20481 (0x5001) - DSP1 ZM 1 */ #define WM5100_DSP1_ZM_START_MASK 0xFFFF /* DSP1_ZM_START - [15:0] */ #define WM5100_DSP1_ZM_START_SHIFT 0 /* DSP1_ZM_START - [15:0] */ #define WM5100_DSP1_ZM_START_WIDTH 16 /* DSP1_ZM_START - [15:0] */ /* * R20482 (0x5002) - DSP1 ZM 2 */ #define WM5100_DSP1_ZM_1_1_MASK 0x00FF /* DSP1_ZM_1 - [7:0] */ #define WM5100_DSP1_ZM_1_1_SHIFT 0 /* DSP1_ZM_1 - [7:0] */ #define WM5100_DSP1_ZM_1_1_WIDTH 8 /* DSP1_ZM_1 - [7:0] */ /* * R20483 (0x5003) - DSP1 ZM 3 */ #define WM5100_DSP1_ZM_1_MASK 0xFFFF /* DSP1_ZM_1 - [15:0] */ #define WM5100_DSP1_ZM_1_SHIFT 0 /* DSP1_ZM_1 - [15:0] */ #define WM5100_DSP1_ZM_1_WIDTH 16 /* DSP1_ZM_1 - [15:0] */ /* * R22524 (0x57FC) - DSP1 ZM 2044 */ #define WM5100_DSP1_ZM_1022_1_MASK 0x00FF /* DSP1_ZM_1022 - [7:0] */ #define WM5100_DSP1_ZM_1022_1_SHIFT 0 /* DSP1_ZM_1022 - [7:0] */ #define WM5100_DSP1_ZM_1022_1_WIDTH 8 /* DSP1_ZM_1022 - [7:0] */ /* * R22525 (0x57FD) - DSP1 ZM 2045 */ #define WM5100_DSP1_ZM_1022_MASK 0xFFFF /* DSP1_ZM_1022 - [15:0] */ #define WM5100_DSP1_ZM_1022_SHIFT 0 /* DSP1_ZM_1022 - [15:0] */ #define WM5100_DSP1_ZM_1022_WIDTH 16 /* DSP1_ZM_1022 - [15:0] */ /* * R22526 (0x57FE) - DSP1 ZM 2046 */ #define WM5100_DSP1_ZM_END_1_MASK 0x00FF /* DSP1_ZM_END - [7:0] */ #define WM5100_DSP1_ZM_END_1_SHIFT 0 /* DSP1_ZM_END - [7:0] */ #define WM5100_DSP1_ZM_END_1_WIDTH 8 /* DSP1_ZM_END - [7:0] */ /* * R22527 (0x57FF) - DSP1 ZM 2047 */ #define WM5100_DSP1_ZM_END_MASK 0xFFFF /* DSP1_ZM_END - [15:0] */ #define WM5100_DSP1_ZM_END_SHIFT 0 /* DSP1_ZM_END - [15:0] */ #define WM5100_DSP1_ZM_END_WIDTH 16 /* DSP1_ZM_END - [15:0] */ /* * R24576 (0x6000) - DSP2 DM 0 */ #define WM5100_DSP2_DM_START_1_MASK 0x00FF /* DSP2_DM_START - [7:0] */ #define WM5100_DSP2_DM_START_1_SHIFT 0 /* DSP2_DM_START - [7:0] */ #define WM5100_DSP2_DM_START_1_WIDTH 8 /* DSP2_DM_START - [7:0] */ /* * R24577 (0x6001) - DSP2 DM 1 */ #define WM5100_DSP2_DM_START_MASK 0xFFFF /* DSP2_DM_START - [15:0] */ #define WM5100_DSP2_DM_START_SHIFT 0 /* DSP2_DM_START - [15:0] */ #define WM5100_DSP2_DM_START_WIDTH 16 /* DSP2_DM_START - [15:0] */ /* * R24578 (0x6002) - DSP2 DM 2 */ #define WM5100_DSP2_DM_1_1_MASK 0x00FF /* DSP2_DM_1 - [7:0] */ #define WM5100_DSP2_DM_1_1_SHIFT 0 /* DSP2_DM_1 - [7:0] */ #define WM5100_DSP2_DM_1_1_WIDTH 8 /* DSP2_DM_1 - [7:0] */ /* * R24579 (0x6003) - DSP2 DM 3 */ #define WM5100_DSP2_DM_1_MASK 0xFFFF /* DSP2_DM_1 - [15:0] */ #define WM5100_DSP2_DM_1_SHIFT 0 /* DSP2_DM_1 - [15:0] */ #define WM5100_DSP2_DM_1_WIDTH 16 /* DSP2_DM_1 - [15:0] */ /* * R25084 (0x61FC) - DSP2 DM 508 */ #define WM5100_DSP2_DM_254_1_MASK 0x00FF /* DSP2_DM_254 - [7:0] */ #define WM5100_DSP2_DM_254_1_SHIFT 0 /* DSP2_DM_254 - [7:0] */ #define WM5100_DSP2_DM_254_1_WIDTH 8 /* DSP2_DM_254 - [7:0] */ /* * R25085 (0x61FD) - DSP2 DM 509 */ #define WM5100_DSP2_DM_254_MASK 0xFFFF /* DSP2_DM_254 - [15:0] */ #define WM5100_DSP2_DM_254_SHIFT 0 /* DSP2_DM_254 - [15:0] */ #define WM5100_DSP2_DM_254_WIDTH 16 /* DSP2_DM_254 - [15:0] */ /* * R25086 (0x61FE) - DSP2 DM 510 */ #define WM5100_DSP2_DM_END_1_MASK 0x00FF /* DSP2_DM_END - [7:0] */ #define WM5100_DSP2_DM_END_1_SHIFT 0 /* DSP2_DM_END - [7:0] */ #define WM5100_DSP2_DM_END_1_WIDTH 8 /* DSP2_DM_END - [7:0] */ /* * R25087 (0x61FF) - DSP2 DM 511 */ #define WM5100_DSP2_DM_END_MASK 0xFFFF /* DSP2_DM_END - [15:0] */ #define WM5100_DSP2_DM_END_SHIFT 0 /* DSP2_DM_END - [15:0] */ #define WM5100_DSP2_DM_END_WIDTH 16 /* DSP2_DM_END - [15:0] */ /* * R26624 (0x6800) - DSP2 PM 0 */ #define WM5100_DSP2_PM_START_2_MASK 0x00FF /* DSP2_PM_START - [7:0] */ #define WM5100_DSP2_PM_START_2_SHIFT 0 /* DSP2_PM_START - [7:0] */ #define WM5100_DSP2_PM_START_2_WIDTH 8 /* DSP2_PM_START - [7:0] */ /* * R26625 (0x6801) - DSP2 PM 1 */ #define WM5100_DSP2_PM_START_1_MASK 0xFFFF /* DSP2_PM_START - [15:0] */ #define WM5100_DSP2_PM_START_1_SHIFT 0 /* DSP2_PM_START - [15:0] */ #define WM5100_DSP2_PM_START_1_WIDTH 16 /* DSP2_PM_START - [15:0] */ /* * R26626 (0x6802) - DSP2 PM 2 */ #define WM5100_DSP2_PM_START_MASK 0xFFFF /* DSP2_PM_START - [15:0] */ #define WM5100_DSP2_PM_START_SHIFT 0 /* DSP2_PM_START - [15:0] */ #define WM5100_DSP2_PM_START_WIDTH 16 /* DSP2_PM_START - [15:0] */ /* * R26627 (0x6803) - DSP2 PM 3 */ #define WM5100_DSP2_PM_1_2_MASK 0x00FF /* DSP2_PM_1 - [7:0] */ #define WM5100_DSP2_PM_1_2_SHIFT 0 /* DSP2_PM_1 - [7:0] */ #define WM5100_DSP2_PM_1_2_WIDTH 8 /* DSP2_PM_1 - [7:0] */ /* * R26628 (0x6804) - DSP2 PM 4 */ #define WM5100_DSP2_PM_1_1_MASK 0xFFFF /* DSP2_PM_1 - [15:0] */ #define WM5100_DSP2_PM_1_1_SHIFT 0 /* DSP2_PM_1 - [15:0] */ #define WM5100_DSP2_PM_1_1_WIDTH 16 /* DSP2_PM_1 - [15:0] */ /* * R26629 (0x6805) - DSP2 PM 5 */ #define WM5100_DSP2_PM_1_MASK 0xFFFF /* DSP2_PM_1 - [15:0] */ #define WM5100_DSP2_PM_1_SHIFT 0 /* DSP2_PM_1 - [15:0] */ #define WM5100_DSP2_PM_1_WIDTH 16 /* DSP2_PM_1 - [15:0] */ /* * R28154 (0x6DFA) - DSP2 PM 1530 */ #define WM5100_DSP2_PM_510_2_MASK 0x00FF /* DSP2_PM_510 - [7:0] */ #define WM5100_DSP2_PM_510_2_SHIFT 0 /* DSP2_PM_510 - [7:0] */ #define WM5100_DSP2_PM_510_2_WIDTH 8 /* DSP2_PM_510 - [7:0] */ /* * R28155 (0x6DFB) - DSP2 PM 1531 */ #define WM5100_DSP2_PM_510_1_MASK 0xFFFF /* DSP2_PM_510 - [15:0] */ #define WM5100_DSP2_PM_510_1_SHIFT 0 /* DSP2_PM_510 - [15:0] */ #define WM5100_DSP2_PM_510_1_WIDTH 16 /* DSP2_PM_510 - [15:0] */ /* * R28156 (0x6DFC) - DSP2 PM 1532 */ #define WM5100_DSP2_PM_510_MASK 0xFFFF /* DSP2_PM_510 - [15:0] */ #define WM5100_DSP2_PM_510_SHIFT 0 /* DSP2_PM_510 - [15:0] */ #define WM5100_DSP2_PM_510_WIDTH 16 /* DSP2_PM_510 - [15:0] */ /* * R28157 (0x6DFD) - DSP2 PM 1533 */ #define WM5100_DSP2_PM_END_2_MASK 0x00FF /* DSP2_PM_END - [7:0] */ #define WM5100_DSP2_PM_END_2_SHIFT 0 /* DSP2_PM_END - [7:0] */ #define WM5100_DSP2_PM_END_2_WIDTH 8 /* DSP2_PM_END - [7:0] */ /* * R28158 (0x6DFE) - DSP2 PM 1534 */ #define WM5100_DSP2_PM_END_1_MASK 0xFFFF /* DSP2_PM_END - [15:0] */ #define WM5100_DSP2_PM_END_1_SHIFT 0 /* DSP2_PM_END - [15:0] */ #define WM5100_DSP2_PM_END_1_WIDTH 16 /* DSP2_PM_END - [15:0] */ /* * R28159 (0x6DFF) - DSP2 PM 1535 */ #define WM5100_DSP2_PM_END_MASK 0xFFFF /* DSP2_PM_END - [15:0] */ #define WM5100_DSP2_PM_END_SHIFT 0 /* DSP2_PM_END - [15:0] */ #define WM5100_DSP2_PM_END_WIDTH 16 /* DSP2_PM_END - [15:0] */ /* * R28672 (0x7000) - DSP2 ZM 0 */ #define WM5100_DSP2_ZM_START_1_MASK 0x00FF /* DSP2_ZM_START - [7:0] */ #define WM5100_DSP2_ZM_START_1_SHIFT 0 /* DSP2_ZM_START - [7:0] */ #define WM5100_DSP2_ZM_START_1_WIDTH 8 /* DSP2_ZM_START - [7:0] */ /* * R28673 (0x7001) - DSP2 ZM 1 */ #define WM5100_DSP2_ZM_START_MASK 0xFFFF /* DSP2_ZM_START - [15:0] */ #define WM5100_DSP2_ZM_START_SHIFT 0 /* DSP2_ZM_START - [15:0] */ #define WM5100_DSP2_ZM_START_WIDTH 16 /* DSP2_ZM_START - [15:0] */ /* * R28674 (0x7002) - DSP2 ZM 2 */ #define WM5100_DSP2_ZM_1_1_MASK 0x00FF /* DSP2_ZM_1 - [7:0] */ #define WM5100_DSP2_ZM_1_1_SHIFT 0 /* DSP2_ZM_1 - [7:0] */ #define WM5100_DSP2_ZM_1_1_WIDTH 8 /* DSP2_ZM_1 - [7:0] */ /* * R28675 (0x7003) - DSP2 ZM 3 */ #define WM5100_DSP2_ZM_1_MASK 0xFFFF /* DSP2_ZM_1 - [15:0] */ #define WM5100_DSP2_ZM_1_SHIFT 0 /* DSP2_ZM_1 - [15:0] */ #define WM5100_DSP2_ZM_1_WIDTH 16 /* DSP2_ZM_1 - [15:0] */ /* * R30716 (0x77FC) - DSP2 ZM 2044 */ #define WM5100_DSP2_ZM_1022_1_MASK 0x00FF /* DSP2_ZM_1022 - [7:0] */ #define WM5100_DSP2_ZM_1022_1_SHIFT 0 /* DSP2_ZM_1022 - [7:0] */ #define WM5100_DSP2_ZM_1022_1_WIDTH 8 /* DSP2_ZM_1022 - [7:0] */ /* * R30717 (0x77FD) - DSP2 ZM 2045 */ #define WM5100_DSP2_ZM_1022_MASK 0xFFFF /* DSP2_ZM_1022 - [15:0] */ #define WM5100_DSP2_ZM_1022_SHIFT 0 /* DSP2_ZM_1022 - [15:0] */ #define WM5100_DSP2_ZM_1022_WIDTH 16 /* DSP2_ZM_1022 - [15:0] */ /* * R30718 (0x77FE) - DSP2 ZM 2046 */ #define WM5100_DSP2_ZM_END_1_MASK 0x00FF /* DSP2_ZM_END - [7:0] */ #define WM5100_DSP2_ZM_END_1_SHIFT 0 /* DSP2_ZM_END - [7:0] */ #define WM5100_DSP2_ZM_END_1_WIDTH 8 /* DSP2_ZM_END - [7:0] */ /* * R30719 (0x77FF) - DSP2 ZM 2047 */ #define WM5100_DSP2_ZM_END_MASK 0xFFFF /* DSP2_ZM_END - [15:0] */ #define WM5100_DSP2_ZM_END_SHIFT 0 /* DSP2_ZM_END - [15:0] */ #define WM5100_DSP2_ZM_END_WIDTH 16 /* DSP2_ZM_END - [15:0] */ /* * R32768 (0x8000) - DSP3 DM 0 */ #define WM5100_DSP3_DM_START_1_MASK 0x00FF /* DSP3_DM_START - [7:0] */ #define WM5100_DSP3_DM_START_1_SHIFT 0 /* DSP3_DM_START - [7:0] */ #define WM5100_DSP3_DM_START_1_WIDTH 8 /* DSP3_DM_START - [7:0] */ /* * R32769 (0x8001) - DSP3 DM 1 */ #define WM5100_DSP3_DM_START_MASK 0xFFFF /* DSP3_DM_START - [15:0] */ #define WM5100_DSP3_DM_START_SHIFT 0 /* DSP3_DM_START - [15:0] */ #define WM5100_DSP3_DM_START_WIDTH 16 /* DSP3_DM_START - [15:0] */ /* * R32770 (0x8002) - DSP3 DM 2 */ #define WM5100_DSP3_DM_1_1_MASK 0x00FF /* DSP3_DM_1 - [7:0] */ #define WM5100_DSP3_DM_1_1_SHIFT 0 /* DSP3_DM_1 - [7:0] */ #define WM5100_DSP3_DM_1_1_WIDTH 8 /* DSP3_DM_1 - [7:0] */ /* * R32771 (0x8003) - DSP3 DM 3 */ #define WM5100_DSP3_DM_1_MASK 0xFFFF /* DSP3_DM_1 - [15:0] */ #define WM5100_DSP3_DM_1_SHIFT 0 /* DSP3_DM_1 - [15:0] */ #define WM5100_DSP3_DM_1_WIDTH 16 /* DSP3_DM_1 - [15:0] */ /* * R33276 (0x81FC) - DSP3 DM 508 */ #define WM5100_DSP3_DM_254_1_MASK 0x00FF /* DSP3_DM_254 - [7:0] */ #define WM5100_DSP3_DM_254_1_SHIFT 0 /* DSP3_DM_254 - [7:0] */ #define WM5100_DSP3_DM_254_1_WIDTH 8 /* DSP3_DM_254 - [7:0] */ /* * R33277 (0x81FD) - DSP3 DM 509 */ #define WM5100_DSP3_DM_254_MASK 0xFFFF /* DSP3_DM_254 - [15:0] */ #define WM5100_DSP3_DM_254_SHIFT 0 /* DSP3_DM_254 - [15:0] */ #define WM5100_DSP3_DM_254_WIDTH 16 /* DSP3_DM_254 - [15:0] */ /* * R33278 (0x81FE) - DSP3 DM 510 */ #define WM5100_DSP3_DM_END_1_MASK 0x00FF /* DSP3_DM_END - [7:0] */ #define WM5100_DSP3_DM_END_1_SHIFT 0 /* DSP3_DM_END - [7:0] */ #define WM5100_DSP3_DM_END_1_WIDTH 8 /* DSP3_DM_END - [7:0] */ /* * R33279 (0x81FF) - DSP3 DM 511 */ #define WM5100_DSP3_DM_END_MASK 0xFFFF /* DSP3_DM_END - [15:0] */ #define WM5100_DSP3_DM_END_SHIFT 0 /* DSP3_DM_END - [15:0] */ #define WM5100_DSP3_DM_END_WIDTH 16 /* DSP3_DM_END - [15:0] */ /* * R34816 (0x8800) - DSP3 PM 0 */ #define WM5100_DSP3_PM_START_2_MASK 0x00FF /* DSP3_PM_START - [7:0] */ #define WM5100_DSP3_PM_START_2_SHIFT 0 /* DSP3_PM_START - [7:0] */ #define WM5100_DSP3_PM_START_2_WIDTH 8 /* DSP3_PM_START - [7:0] */ /* * R34817 (0x8801) - DSP3 PM 1 */ #define WM5100_DSP3_PM_START_1_MASK 0xFFFF /* DSP3_PM_START - [15:0] */ #define WM5100_DSP3_PM_START_1_SHIFT 0 /* DSP3_PM_START - [15:0] */ #define WM5100_DSP3_PM_START_1_WIDTH 16 /* DSP3_PM_START - [15:0] */ /* * R34818 (0x8802) - DSP3 PM 2 */ #define WM5100_DSP3_PM_START_MASK 0xFFFF /* DSP3_PM_START - [15:0] */ #define WM5100_DSP3_PM_START_SHIFT 0 /* DSP3_PM_START - [15:0] */ #define WM5100_DSP3_PM_START_WIDTH 16 /* DSP3_PM_START - [15:0] */ /* * R34819 (0x8803) - DSP3 PM 3 */ #define WM5100_DSP3_PM_1_2_MASK 0x00FF /* DSP3_PM_1 - [7:0] */ #define WM5100_DSP3_PM_1_2_SHIFT 0 /* DSP3_PM_1 - [7:0] */ #define WM5100_DSP3_PM_1_2_WIDTH 8 /* DSP3_PM_1 - [7:0] */ /* * R34820 (0x8804) - DSP3 PM 4 */ #define WM5100_DSP3_PM_1_1_MASK 0xFFFF /* DSP3_PM_1 - [15:0] */ #define WM5100_DSP3_PM_1_1_SHIFT 0 /* DSP3_PM_1 - [15:0] */ #define WM5100_DSP3_PM_1_1_WIDTH 16 /* DSP3_PM_1 - [15:0] */ /* * R34821 (0x8805) - DSP3 PM 5 */ #define WM5100_DSP3_PM_1_MASK 0xFFFF /* DSP3_PM_1 - [15:0] */ #define WM5100_DSP3_PM_1_SHIFT 0 /* DSP3_PM_1 - [15:0] */ #define WM5100_DSP3_PM_1_WIDTH 16 /* DSP3_PM_1 - [15:0] */ /* * R36346 (0x8DFA) - DSP3 PM 1530 */ #define WM5100_DSP3_PM_510_2_MASK 0x00FF /* DSP3_PM_510 - [7:0] */ #define WM5100_DSP3_PM_510_2_SHIFT 0 /* DSP3_PM_510 - [7:0] */ #define WM5100_DSP3_PM_510_2_WIDTH 8 /* DSP3_PM_510 - [7:0] */ /* * R36347 (0x8DFB) - DSP3 PM 1531 */ #define WM5100_DSP3_PM_510_1_MASK 0xFFFF /* DSP3_PM_510 - [15:0] */ #define WM5100_DSP3_PM_510_1_SHIFT 0 /* DSP3_PM_510 - [15:0] */ #define WM5100_DSP3_PM_510_1_WIDTH 16 /* DSP3_PM_510 - [15:0] */ /* * R36348 (0x8DFC) - DSP3 PM 1532 */ #define WM5100_DSP3_PM_510_MASK 0xFFFF /* DSP3_PM_510 - [15:0] */ #define WM5100_DSP3_PM_510_SHIFT 0 /* DSP3_PM_510 - [15:0] */ #define WM5100_DSP3_PM_510_WIDTH 16 /* DSP3_PM_510 - [15:0] */ /* * R36349 (0x8DFD) - DSP3 PM 1533 */ #define WM5100_DSP3_PM_END_2_MASK 0x00FF /* DSP3_PM_END - [7:0] */ #define WM5100_DSP3_PM_END_2_SHIFT 0 /* DSP3_PM_END - [7:0] */ #define WM5100_DSP3_PM_END_2_WIDTH 8 /* DSP3_PM_END - [7:0] */ /* * R36350 (0x8DFE) - DSP3 PM 1534 */ #define WM5100_DSP3_PM_END_1_MASK 0xFFFF /* DSP3_PM_END - [15:0] */ #define WM5100_DSP3_PM_END_1_SHIFT 0 /* DSP3_PM_END - [15:0] */ #define WM5100_DSP3_PM_END_1_WIDTH 16 /* DSP3_PM_END - [15:0] */ /* * R36351 (0x8DFF) - DSP3 PM 1535 */ #define WM5100_DSP3_PM_END_MASK 0xFFFF /* DSP3_PM_END - [15:0] */ #define WM5100_DSP3_PM_END_SHIFT 0 /* DSP3_PM_END - [15:0] */ #define WM5100_DSP3_PM_END_WIDTH 16 /* DSP3_PM_END - [15:0] */ /* * R36864 (0x9000) - DSP3 ZM 0 */ #define WM5100_DSP3_ZM_START_1_MASK 0x00FF /* DSP3_ZM_START - [7:0] */ #define WM5100_DSP3_ZM_START_1_SHIFT 0 /* DSP3_ZM_START - [7:0] */ #define WM5100_DSP3_ZM_START_1_WIDTH 8 /* DSP3_ZM_START - [7:0] */ /* * R36865 (0x9001) - DSP3 ZM 1 */ #define WM5100_DSP3_ZM_START_MASK 0xFFFF /* DSP3_ZM_START - [15:0] */ #define WM5100_DSP3_ZM_START_SHIFT 0 /* DSP3_ZM_START - [15:0] */ #define WM5100_DSP3_ZM_START_WIDTH 16 /* DSP3_ZM_START - [15:0] */ /* * R36866 (0x9002) - DSP3 ZM 2 */ #define WM5100_DSP3_ZM_1_1_MASK 0x00FF /* DSP3_ZM_1 - [7:0] */ #define WM5100_DSP3_ZM_1_1_SHIFT 0 /* DSP3_ZM_1 - [7:0] */ #define WM5100_DSP3_ZM_1_1_WIDTH 8 /* DSP3_ZM_1 - [7:0] */ /* * R36867 (0x9003) - DSP3 ZM 3 */ #define WM5100_DSP3_ZM_1_MASK 0xFFFF /* DSP3_ZM_1 - [15:0] */ #define WM5100_DSP3_ZM_1_SHIFT 0 /* DSP3_ZM_1 - [15:0] */ #define WM5100_DSP3_ZM_1_WIDTH 16 /* DSP3_ZM_1 - [15:0] */ /* * R38908 (0x97FC) - DSP3 ZM 2044 */ #define WM5100_DSP3_ZM_1022_1_MASK 0x00FF /* DSP3_ZM_1022 - [7:0] */ #define WM5100_DSP3_ZM_1022_1_SHIFT 0 /* DSP3_ZM_1022 - [7:0] */ #define WM5100_DSP3_ZM_1022_1_WIDTH 8 /* DSP3_ZM_1022 - [7:0] */ /* * R38909 (0x97FD) - DSP3 ZM 2045 */ #define WM5100_DSP3_ZM_1022_MASK 0xFFFF /* DSP3_ZM_1022 - [15:0] */ #define WM5100_DSP3_ZM_1022_SHIFT 0 /* DSP3_ZM_1022 - [15:0] */ #define WM5100_DSP3_ZM_1022_WIDTH 16 /* DSP3_ZM_1022 - [15:0] */ /* * R38910 (0x97FE) - DSP3 ZM 2046 */ #define WM5100_DSP3_ZM_END_1_MASK 0x00FF /* DSP3_ZM_END - [7:0] */ #define WM5100_DSP3_ZM_END_1_SHIFT 0 /* DSP3_ZM_END - [7:0] */ #define WM5100_DSP3_ZM_END_1_WIDTH 8 /* DSP3_ZM_END - [7:0] */ /* * R38911 (0x97FF) - DSP3 ZM 2047 */ #define WM5100_DSP3_ZM_END_MASK 0xFFFF /* DSP3_ZM_END - [15:0] */ #define WM5100_DSP3_ZM_END_SHIFT 0 /* DSP3_ZM_END - [15:0] */ #define WM5100_DSP3_ZM_END_WIDTH 16 /* DSP3_ZM_END - [15:0] */ bool wm5100_readable_register(struct device *dev, unsigned int reg); bool wm5100_volatile_register(struct device *dev, unsigned int reg); extern struct reg_default wm5100_reg_defaults[WM5100_REGISTER_COUNT]; #endif |