Training courses
Kernel and Embedded Linux
Bootlin training courses
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125
/* * arch/xtensa/include/asm/xchal_vaddr_remap.h * * Xtensa macros for MMU V3 Support. Deals with re-mapping the Virtual * Memory Addresses from "Virtual == Physical" to their prevvious V2 MMU * mappings (KSEG at 0xD0000000 and KIO at 0XF0000000). * * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright (C) 2008 - 2012 Tensilica Inc. * * Pete Delaney <piet@tensilica.com> * Marc Gauthier <marc@tensilica.com */ #ifndef _XTENSA_VECTORS_H #define _XTENSA_VECTORS_H #include <asm/core.h> #include <asm/kmem_layout.h> #if XCHAL_HAVE_PTP_MMU #define XCHAL_KIO_CACHED_VADDR 0xe0000000 #define XCHAL_KIO_BYPASS_VADDR 0xf0000000 #define XCHAL_KIO_DEFAULT_PADDR 0xf0000000 #else #define XCHAL_KIO_BYPASS_VADDR XCHAL_KIO_PADDR #define XCHAL_KIO_DEFAULT_PADDR 0x90000000 #endif #define XCHAL_KIO_SIZE 0x10000000 #if (!XCHAL_HAVE_PTP_MMU || XCHAL_HAVE_SPANNING_WAY) && defined([31mCONFIG_OF[0m) #define XCHAL_KIO_PADDR xtensa_get_kio_paddr() #ifndef __ASSEMBLY__ extern unsigned long xtensa_kio_paddr; static inline unsigned long xtensa_get_kio_paddr(void) { return xtensa_kio_paddr; } #endif #else #define XCHAL_KIO_PADDR XCHAL_KIO_DEFAULT_PADDR #endif #if defined([31mCONFIG_MMU[0m) #if XCHAL_HAVE_PTP_MMU && XCHAL_HAVE_SPANNING_WAY /* Image Virtual Start Address */ #define KERNELOFFSET (XCHAL_KSEG_CACHED_VADDR + \ [31mCONFIG_KERNEL_LOAD_ADDRESS[0m - \ XCHAL_KSEG_PADDR) #else #define KERNELOFFSET [31mCONFIG_KERNEL_LOAD_ADDRESS[0m #endif #else /* !defined(CONFIG_MMU) */ /* MMU Not being used - Virtual == Physical */ /* Location of the start of the kernel text, _start */ #define KERNELOFFSET [31mCONFIG_KERNEL_LOAD_ADDRESS[0m #endif /* CONFIG_MMU */ #define RESET_VECTOR1_VADDR (XCHAL_RESET_VECTOR1_VADDR) #ifdef [31mCONFIG_VECTORS_OFFSET[0m #define VECBASE_VADDR (KERNELOFFSET - [31mCONFIG_VECTORS_OFFSET[0m) #else #define VECBASE_VADDR _vecbase #endif #if defined(XCHAL_HAVE_VECBASE) && XCHAL_HAVE_VECBASE #define VECTOR_VADDR(offset) (VECBASE_VADDR + offset) #define USER_VECTOR_VADDR VECTOR_VADDR(XCHAL_USER_VECOFS) #define KERNEL_VECTOR_VADDR VECTOR_VADDR(XCHAL_KERNEL_VECOFS) #define DOUBLEEXC_VECTOR_VADDR VECTOR_VADDR(XCHAL_DOUBLEEXC_VECOFS) #define WINDOW_VECTORS_VADDR VECTOR_VADDR(XCHAL_WINDOW_OF4_VECOFS) #define INTLEVEL2_VECTOR_VADDR VECTOR_VADDR(XCHAL_INTLEVEL2_VECOFS) #define INTLEVEL3_VECTOR_VADDR VECTOR_VADDR(XCHAL_INTLEVEL3_VECOFS) #define INTLEVEL4_VECTOR_VADDR VECTOR_VADDR(XCHAL_INTLEVEL4_VECOFS) #define INTLEVEL5_VECTOR_VADDR VECTOR_VADDR(XCHAL_INTLEVEL5_VECOFS) #define INTLEVEL6_VECTOR_VADDR VECTOR_VADDR(XCHAL_INTLEVEL6_VECOFS) #define INTLEVEL7_VECTOR_VADDR VECTOR_VADDR(XCHAL_INTLEVEL7_VECOFS) #define DEBUG_VECTOR_VADDR VECTOR_VADDR(XCHAL_DEBUG_VECOFS) /* * These XCHAL_* #defines from varian/core.h * are not valid to use with V3 MMU. Non-XCHAL * constants are defined above and should be used. */ #undef XCHAL_VECBASE_RESET_VADDR #undef XCHAL_USER_VECTOR_VADDR #undef XCHAL_KERNEL_VECTOR_VADDR #undef XCHAL_DOUBLEEXC_VECTOR_VADDR #undef XCHAL_WINDOW_VECTORS_VADDR #undef XCHAL_INTLEVEL2_VECTOR_VADDR #undef XCHAL_INTLEVEL3_VECTOR_VADDR #undef XCHAL_INTLEVEL4_VECTOR_VADDR #undef XCHAL_INTLEVEL5_VECTOR_VADDR #undef XCHAL_INTLEVEL6_VECTOR_VADDR #undef XCHAL_INTLEVEL7_VECTOR_VADDR #undef XCHAL_DEBUG_VECTOR_VADDR #else #define USER_VECTOR_VADDR XCHAL_USER_VECTOR_VADDR #define KERNEL_VECTOR_VADDR XCHAL_KERNEL_VECTOR_VADDR #define DOUBLEEXC_VECTOR_VADDR XCHAL_DOUBLEEXC_VECTOR_VADDR #define WINDOW_VECTORS_VADDR XCHAL_WINDOW_VECTORS_VADDR #define INTLEVEL2_VECTOR_VADDR XCHAL_INTLEVEL2_VECTOR_VADDR #define INTLEVEL3_VECTOR_VADDR XCHAL_INTLEVEL3_VECTOR_VADDR #define INTLEVEL4_VECTOR_VADDR XCHAL_INTLEVEL4_VECTOR_VADDR #define INTLEVEL5_VECTOR_VADDR XCHAL_INTLEVEL5_VECTOR_VADDR #define INTLEVEL6_VECTOR_VADDR XCHAL_INTLEVEL6_VECTOR_VADDR #define INTLEVEL7_VECTOR_VADDR XCHAL_INTLEVEL6_VECTOR_VADDR #define DEBUG_VECTOR_VADDR XCHAL_DEBUG_VECTOR_VADDR #endif #endif /* _XTENSA_VECTORS_H */