Training courses
Kernel and Embedded Linux
Bootlin training courses
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403
/* SPDX-License-Identifier: (GPL-2.0 OR MIT) * Microsemi Ocelot Switch driver * Copyright (c) 2019 Microsemi Corporation */ #ifndef _OCELOT_VCAP_H_ #define _OCELOT_VCAP_H_ /* ================================================================= * VCAP Common * ================================================================= */ /* VCAP Type-Group values */ #define VCAP_TG_NONE 0 /* Entry is invalid */ #define VCAP_TG_FULL 1 /* Full entry */ #define VCAP_TG_HALF 2 /* Half entry */ #define VCAP_TG_QUARTER 3 /* Quarter entry */ /* ================================================================= * VCAP IS2 * ================================================================= */ #define VCAP_IS2_CNT 64 #define VCAP_IS2_ENTRY_WIDTH 376 #define VCAP_IS2_ACTION_WIDTH 99 #define VCAP_PORT_CNT 11 /* IS2 half key types */ #define IS2_TYPE_ETYPE 0 #define IS2_TYPE_LLC 1 #define IS2_TYPE_SNAP 2 #define IS2_TYPE_ARP 3 #define IS2_TYPE_IP_UDP_TCP 4 #define IS2_TYPE_IP_OTHER 5 #define IS2_TYPE_IPV6 6 #define IS2_TYPE_OAM 7 #define IS2_TYPE_SMAC_SIP6 8 #define IS2_TYPE_ANY 100 /* Pseudo type */ /* IS2 half key type mask for matching any IP */ #define IS2_TYPE_MASK_IP_ANY 0xe /* IS2 action types */ #define IS2_ACTION_TYPE_NORMAL 0 #define IS2_ACTION_TYPE_SMAC_SIP 1 /* IS2 MASK_MODE values */ #define IS2_ACT_MASK_MODE_NONE 0 #define IS2_ACT_MASK_MODE_FILTER 1 #define IS2_ACT_MASK_MODE_POLICY 2 #define IS2_ACT_MASK_MODE_REDIR 3 /* IS2 REW_OP values */ #define IS2_ACT_REW_OP_NONE 0 #define IS2_ACT_REW_OP_PTP_ONE 2 #define IS2_ACT_REW_OP_PTP_TWO 3 #define IS2_ACT_REW_OP_SPECIAL 8 #define IS2_ACT_REW_OP_PTP_ORG 9 #define IS2_ACT_REW_OP_PTP_ONE_SUB_DELAY_1 (IS2_ACT_REW_OP_PTP_ONE | (1 << 3)) #define IS2_ACT_REW_OP_PTP_ONE_SUB_DELAY_2 (IS2_ACT_REW_OP_PTP_ONE | (2 << 3)) #define IS2_ACT_REW_OP_PTP_ONE_ADD_DELAY (IS2_ACT_REW_OP_PTP_ONE | (1 << 5)) #define IS2_ACT_REW_OP_PTP_ONE_ADD_SUB BIT(7) #define VCAP_PORT_WIDTH 4 /* IS2 quarter key - SMAC_SIP4 */ #define IS2_QKO_IGR_PORT 0 #define IS2_QKL_IGR_PORT VCAP_PORT_WIDTH #define IS2_QKO_L2_SMAC (IS2_QKO_IGR_PORT + IS2_QKL_IGR_PORT) #define IS2_QKL_L2_SMAC 48 #define IS2_QKO_L3_IP4_SIP (IS2_QKO_L2_SMAC + IS2_QKL_L2_SMAC) #define IS2_QKL_L3_IP4_SIP 32 /* IS2 half key - common */ #define IS2_HKO_TYPE 0 #define IS2_HKL_TYPE 4 #define IS2_HKO_FIRST (IS2_HKO_TYPE + IS2_HKL_TYPE) #define IS2_HKL_FIRST 1 #define IS2_HKO_PAG (IS2_HKO_FIRST + IS2_HKL_FIRST) #define IS2_HKL_PAG 8 #define IS2_HKO_IGR_PORT_MASK (IS2_HKO_PAG + IS2_HKL_PAG) #define IS2_HKL_IGR_PORT_MASK (VCAP_PORT_CNT + 1) #define IS2_HKO_SERVICE_FRM (IS2_HKO_IGR_PORT_MASK + IS2_HKL_IGR_PORT_MASK) #define IS2_HKL_SERVICE_FRM 1 #define IS2_HKO_HOST_MATCH (IS2_HKO_SERVICE_FRM + IS2_HKL_SERVICE_FRM) #define IS2_HKL_HOST_MATCH 1 #define IS2_HKO_L2_MC (IS2_HKO_HOST_MATCH + IS2_HKL_HOST_MATCH) #define IS2_HKL_L2_MC 1 #define IS2_HKO_L2_BC (IS2_HKO_L2_MC + IS2_HKL_L2_MC) #define IS2_HKL_L2_BC 1 #define IS2_HKO_VLAN_TAGGED (IS2_HKO_L2_BC + IS2_HKL_L2_BC) #define IS2_HKL_VLAN_TAGGED 1 #define IS2_HKO_VID (IS2_HKO_VLAN_TAGGED + IS2_HKL_VLAN_TAGGED) #define IS2_HKL_VID 12 #define IS2_HKO_DEI (IS2_HKO_VID + IS2_HKL_VID) #define IS2_HKL_DEI 1 #define IS2_HKO_PCP (IS2_HKO_DEI + IS2_HKL_DEI) #define IS2_HKL_PCP 3 /* IS2 half key - MAC_ETYPE/MAC_LLC/MAC_SNAP/OAM common */ #define IS2_HKO_L2_DMAC (IS2_HKO_PCP + IS2_HKL_PCP) #define IS2_HKL_L2_DMAC 48 #define IS2_HKO_L2_SMAC (IS2_HKO_L2_DMAC + IS2_HKL_L2_DMAC) #define IS2_HKL_L2_SMAC 48 /* IS2 half key - MAC_ETYPE */ #define IS2_HKO_MAC_ETYPE_ETYPE (IS2_HKO_L2_SMAC + IS2_HKL_L2_SMAC) #define IS2_HKL_MAC_ETYPE_ETYPE 16 #define IS2_HKO_MAC_ETYPE_L2_PAYLOAD \ (IS2_HKO_MAC_ETYPE_ETYPE + IS2_HKL_MAC_ETYPE_ETYPE) #define IS2_HKL_MAC_ETYPE_L2_PAYLOAD 27 /* IS2 half key - MAC_LLC */ #define IS2_HKO_MAC_LLC_L2_LLC IS2_HKO_MAC_ETYPE_ETYPE #define IS2_HKL_MAC_LLC_L2_LLC 40 /* IS2 half key - MAC_SNAP */ #define IS2_HKO_MAC_SNAP_L2_SNAP IS2_HKO_MAC_ETYPE_ETYPE #define IS2_HKL_MAC_SNAP_L2_SNAP 40 /* IS2 half key - ARP */ #define IS2_HKO_MAC_ARP_L2_SMAC IS2_HKO_L2_DMAC #define IS2_HKL_MAC_ARP_L2_SMAC 48 #define IS2_HKO_MAC_ARP_ARP_ADDR_SPACE_OK \ (IS2_HKO_MAC_ARP_L2_SMAC + IS2_HKL_MAC_ARP_L2_SMAC) #define IS2_HKL_MAC_ARP_ARP_ADDR_SPACE_OK 1 #define IS2_HKO_MAC_ARP_ARP_PROTO_SPACE_OK \ (IS2_HKO_MAC_ARP_ARP_ADDR_SPACE_OK + IS2_HKL_MAC_ARP_ARP_ADDR_SPACE_OK) #define IS2_HKL_MAC_ARP_ARP_PROTO_SPACE_OK 1 #define IS2_HKO_MAC_ARP_ARP_LEN_OK \ (IS2_HKO_MAC_ARP_ARP_PROTO_SPACE_OK + \ IS2_HKL_MAC_ARP_ARP_PROTO_SPACE_OK) #define IS2_HKL_MAC_ARP_ARP_LEN_OK 1 #define IS2_HKO_MAC_ARP_ARP_TGT_MATCH \ (IS2_HKO_MAC_ARP_ARP_LEN_OK + IS2_HKL_MAC_ARP_ARP_LEN_OK) #define IS2_HKL_MAC_ARP_ARP_TGT_MATCH 1 #define IS2_HKO_MAC_ARP_ARP_SENDER_MATCH \ (IS2_HKO_MAC_ARP_ARP_TGT_MATCH + IS2_HKL_MAC_ARP_ARP_TGT_MATCH) #define IS2_HKL_MAC_ARP_ARP_SENDER_MATCH 1 #define IS2_HKO_MAC_ARP_ARP_OPCODE_UNKNOWN \ (IS2_HKO_MAC_ARP_ARP_SENDER_MATCH + IS2_HKL_MAC_ARP_ARP_SENDER_MATCH) #define IS2_HKL_MAC_ARP_ARP_OPCODE_UNKNOWN 1 #define IS2_HKO_MAC_ARP_ARP_OPCODE \ (IS2_HKO_MAC_ARP_ARP_OPCODE_UNKNOWN + \ IS2_HKL_MAC_ARP_ARP_OPCODE_UNKNOWN) #define IS2_HKL_MAC_ARP_ARP_OPCODE 2 #define IS2_HKO_MAC_ARP_L3_IP4_DIP \ (IS2_HKO_MAC_ARP_ARP_OPCODE + IS2_HKL_MAC_ARP_ARP_OPCODE) #define IS2_HKL_MAC_ARP_L3_IP4_DIP 32 #define IS2_HKO_MAC_ARP_L3_IP4_SIP \ (IS2_HKO_MAC_ARP_L3_IP4_DIP + IS2_HKL_MAC_ARP_L3_IP4_DIP) #define IS2_HKL_MAC_ARP_L3_IP4_SIP 32 #define IS2_HKO_MAC_ARP_DIP_EQ_SIP \ (IS2_HKO_MAC_ARP_L3_IP4_SIP + IS2_HKL_MAC_ARP_L3_IP4_SIP) #define IS2_HKL_MAC_ARP_DIP_EQ_SIP 1 /* IS2 half key - IP4_TCP_UDP/IP4_OTHER common */ #define IS2_HKO_IP4 IS2_HKO_L2_DMAC #define IS2_HKL_IP4 1 #define IS2_HKO_L3_FRAGMENT (IS2_HKO_IP4 + IS2_HKL_IP4) #define IS2_HKL_L3_FRAGMENT 1 #define IS2_HKO_L3_FRAG_OFS_GT0 (IS2_HKO_L3_FRAGMENT + IS2_HKL_L3_FRAGMENT) #define IS2_HKL_L3_FRAG_OFS_GT0 1 #define IS2_HKO_L3_OPTIONS (IS2_HKO_L3_FRAG_OFS_GT0 + IS2_HKL_L3_FRAG_OFS_GT0) #define IS2_HKL_L3_OPTIONS 1 #define IS2_HKO_L3_TTL_GT0 (IS2_HKO_L3_OPTIONS + IS2_HKL_L3_OPTIONS) #define IS2_HKL_L3_TTL_GT0 1 #define IS2_HKO_L3_TOS (IS2_HKO_L3_TTL_GT0 + IS2_HKL_L3_TTL_GT0) #define IS2_HKL_L3_TOS 8 #define IS2_HKO_L3_IP4_DIP (IS2_HKO_L3_TOS + IS2_HKL_L3_TOS) #define IS2_HKL_L3_IP4_DIP 32 #define IS2_HKO_L3_IP4_SIP (IS2_HKO_L3_IP4_DIP + IS2_HKL_L3_IP4_DIP) #define IS2_HKL_L3_IP4_SIP 32 #define IS2_HKO_DIP_EQ_SIP (IS2_HKO_L3_IP4_SIP + IS2_HKL_L3_IP4_SIP) #define IS2_HKL_DIP_EQ_SIP 1 /* IS2 half key - IP4_TCP_UDP */ #define IS2_HKO_IP4_TCP_UDP_TCP (IS2_HKO_DIP_EQ_SIP + IS2_HKL_DIP_EQ_SIP) #define IS2_HKL_IP4_TCP_UDP_TCP 1 #define IS2_HKO_IP4_TCP_UDP_L4_DPORT \ (IS2_HKO_IP4_TCP_UDP_TCP + IS2_HKL_IP4_TCP_UDP_TCP) #define IS2_HKL_IP4_TCP_UDP_L4_DPORT 16 #define IS2_HKO_IP4_TCP_UDP_L4_SPORT \ (IS2_HKO_IP4_TCP_UDP_L4_DPORT + IS2_HKL_IP4_TCP_UDP_L4_DPORT) #define IS2_HKL_IP4_TCP_UDP_L4_SPORT 16 #define IS2_HKO_IP4_TCP_UDP_L4_RNG \ (IS2_HKO_IP4_TCP_UDP_L4_SPORT + IS2_HKL_IP4_TCP_UDP_L4_SPORT) #define IS2_HKL_IP4_TCP_UDP_L4_RNG 8 #define IS2_HKO_IP4_TCP_UDP_SPORT_EQ_DPORT \ (IS2_HKO_IP4_TCP_UDP_L4_RNG + IS2_HKL_IP4_TCP_UDP_L4_RNG) #define IS2_HKL_IP4_TCP_UDP_SPORT_EQ_DPORT 1 #define IS2_HKO_IP4_TCP_UDP_SEQUENCE_EQ0 \ (IS2_HKO_IP4_TCP_UDP_SPORT_EQ_DPORT + \ IS2_HKL_IP4_TCP_UDP_SPORT_EQ_DPORT) #define IS2_HKL_IP4_TCP_UDP_SEQUENCE_EQ0 1 #define IS2_HKO_IP4_TCP_UDP_L4_FIN \ (IS2_HKO_IP4_TCP_UDP_SEQUENCE_EQ0 + IS2_HKL_IP4_TCP_UDP_SEQUENCE_EQ0) #define IS2_HKL_IP4_TCP_UDP_L4_FIN 1 #define IS2_HKO_IP4_TCP_UDP_L4_SYN \ (IS2_HKO_IP4_TCP_UDP_L4_FIN + IS2_HKL_IP4_TCP_UDP_L4_FIN) #define IS2_HKL_IP4_TCP_UDP_L4_SYN 1 #define IS2_HKO_IP4_TCP_UDP_L4_RST \ (IS2_HKO_IP4_TCP_UDP_L4_SYN + IS2_HKL_IP4_TCP_UDP_L4_SYN) #define IS2_HKL_IP4_TCP_UDP_L4_RST 1 #define IS2_HKO_IP4_TCP_UDP_L4_PSH \ (IS2_HKO_IP4_TCP_UDP_L4_RST + IS2_HKL_IP4_TCP_UDP_L4_RST) #define IS2_HKL_IP4_TCP_UDP_L4_PSH 1 #define IS2_HKO_IP4_TCP_UDP_L4_ACK \ (IS2_HKO_IP4_TCP_UDP_L4_PSH + IS2_HKL_IP4_TCP_UDP_L4_PSH) #define IS2_HKL_IP4_TCP_UDP_L4_ACK 1 #define IS2_HKO_IP4_TCP_UDP_L4_URG \ (IS2_HKO_IP4_TCP_UDP_L4_ACK + IS2_HKL_IP4_TCP_UDP_L4_ACK) #define IS2_HKL_IP4_TCP_UDP_L4_URG 1 #define IS2_HKO_IP4_TCP_UDP_L4_1588_DOM \ (IS2_HKO_IP4_TCP_UDP_L4_URG + IS2_HKL_IP4_TCP_UDP_L4_URG) #define IS2_HKL_IP4_TCP_UDP_L4_1588_DOM 8 #define IS2_HKO_IP4_TCP_UDP_L4_1588_VER \ (IS2_HKO_IP4_TCP_UDP_L4_1588_DOM + IS2_HKL_IP4_TCP_UDP_L4_1588_DOM) #define IS2_HKL_IP4_TCP_UDP_L4_1588_VER 4 /* IS2 half key - IP4_OTHER */ #define IS2_HKO_IP4_OTHER_L3_PROTO IS2_HKO_IP4_TCP_UDP_TCP #define IS2_HKL_IP4_OTHER_L3_PROTO 8 #define IS2_HKO_IP4_OTHER_L3_PAYLOAD \ (IS2_HKO_IP4_OTHER_L3_PROTO + IS2_HKL_IP4_OTHER_L3_PROTO) #define IS2_HKL_IP4_OTHER_L3_PAYLOAD 56 /* IS2 half key - IP6_STD */ #define IS2_HKO_IP6_STD_L3_TTL_GT0 IS2_HKO_L2_DMAC #define IS2_HKL_IP6_STD_L3_TTL_GT0 1 #define IS2_HKO_IP6_STD_L3_IP6_SIP \ (IS2_HKO_IP6_STD_L3_TTL_GT0 + IS2_HKL_IP6_STD_L3_TTL_GT0) #define IS2_HKL_IP6_STD_L3_IP6_SIP 128 #define IS2_HKO_IP6_STD_L3_PROTO \ (IS2_HKO_IP6_STD_L3_IP6_SIP + IS2_HKL_IP6_STD_L3_IP6_SIP) #define IS2_HKL_IP6_STD_L3_PROTO 8 /* IS2 half key - OAM */ #define IS2_HKO_OAM_OAM_MEL_FLAGS IS2_HKO_MAC_ETYPE_ETYPE #define IS2_HKL_OAM_OAM_MEL_FLAGS 7 #define IS2_HKO_OAM_OAM_VER \ (IS2_HKO_OAM_OAM_MEL_FLAGS + IS2_HKL_OAM_OAM_MEL_FLAGS) #define IS2_HKL_OAM_OAM_VER 5 #define IS2_HKO_OAM_OAM_OPCODE (IS2_HKO_OAM_OAM_VER + IS2_HKL_OAM_OAM_VER) #define IS2_HKL_OAM_OAM_OPCODE 8 #define IS2_HKO_OAM_OAM_FLAGS (IS2_HKO_OAM_OAM_OPCODE + IS2_HKL_OAM_OAM_OPCODE) #define IS2_HKL_OAM_OAM_FLAGS 8 #define IS2_HKO_OAM_OAM_MEPID (IS2_HKO_OAM_OAM_FLAGS + IS2_HKL_OAM_OAM_FLAGS) #define IS2_HKL_OAM_OAM_MEPID 16 #define IS2_HKO_OAM_OAM_CCM_CNTS_EQ0 \ (IS2_HKO_OAM_OAM_MEPID + IS2_HKL_OAM_OAM_MEPID) #define IS2_HKL_OAM_OAM_CCM_CNTS_EQ0 1 /* IS2 half key - SMAC_SIP6 */ #define IS2_HKO_SMAC_SIP6_IGR_PORT IS2_HKL_TYPE #define IS2_HKL_SMAC_SIP6_IGR_PORT VCAP_PORT_WIDTH #define IS2_HKO_SMAC_SIP6_L2_SMAC \ (IS2_HKO_SMAC_SIP6_IGR_PORT + IS2_HKL_SMAC_SIP6_IGR_PORT) #define IS2_HKL_SMAC_SIP6_L2_SMAC 48 #define IS2_HKO_SMAC_SIP6_L3_IP6_SIP \ (IS2_HKO_SMAC_SIP6_L2_SMAC + IS2_HKL_SMAC_SIP6_L2_SMAC) #define IS2_HKL_SMAC_SIP6_L3_IP6_SIP 128 /* IS2 full key - common */ #define IS2_FKO_TYPE 0 #define IS2_FKL_TYPE 2 #define IS2_FKO_FIRST (IS2_FKO_TYPE + IS2_FKL_TYPE) #define IS2_FKL_FIRST 1 #define IS2_FKO_PAG (IS2_FKO_FIRST + IS2_FKL_FIRST) #define IS2_FKL_PAG 8 #define IS2_FKO_IGR_PORT_MASK (IS2_FKO_PAG + IS2_FKL_PAG) #define IS2_FKL_IGR_PORT_MASK (VCAP_PORT_CNT + 1) #define IS2_FKO_SERVICE_FRM (IS2_FKO_IGR_PORT_MASK + IS2_FKL_IGR_PORT_MASK) #define IS2_FKL_SERVICE_FRM 1 #define IS2_FKO_HOST_MATCH (IS2_FKO_SERVICE_FRM + IS2_FKL_SERVICE_FRM) #define IS2_FKL_HOST_MATCH 1 #define IS2_FKO_L2_MC (IS2_FKO_HOST_MATCH + IS2_FKL_HOST_MATCH) #define IS2_FKL_L2_MC 1 #define IS2_FKO_L2_BC (IS2_FKO_L2_MC + IS2_FKL_L2_MC) #define IS2_FKL_L2_BC 1 #define IS2_FKO_VLAN_TAGGED (IS2_FKO_L2_BC + IS2_FKL_L2_BC) #define IS2_FKL_VLAN_TAGGED 1 #define IS2_FKO_VID (IS2_FKO_VLAN_TAGGED + IS2_FKL_VLAN_TAGGED) #define IS2_FKL_VID 12 #define IS2_FKO_DEI (IS2_FKO_VID + IS2_FKL_VID) #define IS2_FKL_DEI 1 #define IS2_FKO_PCP (IS2_FKO_DEI + IS2_FKL_DEI) #define IS2_FKL_PCP 3 /* IS2 full key - IP6_TCP_UDP/IP6_OTHER common */ #define IS2_FKO_L3_TTL_GT0 (IS2_FKO_PCP + IS2_FKL_PCP) #define IS2_FKL_L3_TTL_GT0 1 #define IS2_FKO_L3_TOS (IS2_FKO_L3_TTL_GT0 + IS2_FKL_L3_TTL_GT0) #define IS2_FKL_L3_TOS 8 #define IS2_FKO_L3_IP6_DIP (IS2_FKO_L3_TOS + IS2_FKL_L3_TOS) #define IS2_FKL_L3_IP6_DIP 128 #define IS2_FKO_L3_IP6_SIP (IS2_FKO_L3_IP6_DIP + IS2_FKL_L3_IP6_DIP) #define IS2_FKL_L3_IP6_SIP 128 #define IS2_FKO_DIP_EQ_SIP (IS2_FKO_L3_IP6_SIP + IS2_FKL_L3_IP6_SIP) #define IS2_FKL_DIP_EQ_SIP 1 /* IS2 full key - IP6_TCP_UDP */ #define IS2_FKO_IP6_TCP_UDP_TCP (IS2_FKO_DIP_EQ_SIP + IS2_FKL_DIP_EQ_SIP) #define IS2_FKL_IP6_TCP_UDP_TCP 1 #define IS2_FKO_IP6_TCP_UDP_L4_DPORT \ (IS2_FKO_IP6_TCP_UDP_TCP + IS2_FKL_IP6_TCP_UDP_TCP) #define IS2_FKL_IP6_TCP_UDP_L4_DPORT 16 #define IS2_FKO_IP6_TCP_UDP_L4_SPORT \ (IS2_FKO_IP6_TCP_UDP_L4_DPORT + IS2_FKL_IP6_TCP_UDP_L4_DPORT) #define IS2_FKL_IP6_TCP_UDP_L4_SPORT 16 #define IS2_FKO_IP6_TCP_UDP_L4_RNG \ (IS2_FKO_IP6_TCP_UDP_L4_SPORT + IS2_FKL_IP6_TCP_UDP_L4_SPORT) #define IS2_FKL_IP6_TCP_UDP_L4_RNG 8 #define IS2_FKO_IP6_TCP_UDP_SPORT_EQ_DPORT \ (IS2_FKO_IP6_TCP_UDP_L4_RNG + IS2_FKL_IP6_TCP_UDP_L4_RNG) #define IS2_FKL_IP6_TCP_UDP_SPORT_EQ_DPORT 1 #define IS2_FKO_IP6_TCP_UDP_SEQUENCE_EQ0 \ (IS2_FKO_IP6_TCP_UDP_SPORT_EQ_DPORT + \ IS2_FKL_IP6_TCP_UDP_SPORT_EQ_DPORT) #define IS2_FKL_IP6_TCP_UDP_SEQUENCE_EQ0 1 #define IS2_FKO_IP6_TCP_UDP_L4_FIN \ (IS2_FKO_IP6_TCP_UDP_SEQUENCE_EQ0 + IS2_FKL_IP6_TCP_UDP_SEQUENCE_EQ0) #define IS2_FKL_IP6_TCP_UDP_L4_FIN 1 #define IS2_FKO_IP6_TCP_UDP_L4_SYN \ (IS2_FKO_IP6_TCP_UDP_L4_FIN + IS2_FKL_IP6_TCP_UDP_L4_FIN) #define IS2_FKL_IP6_TCP_UDP_L4_SYN 1 #define IS2_FKO_IP6_TCP_UDP_L4_RST \ (IS2_FKO_IP6_TCP_UDP_L4_SYN + IS2_FKL_IP6_TCP_UDP_L4_SYN) #define IS2_FKL_IP6_TCP_UDP_L4_RST 1 #define IS2_FKO_IP6_TCP_UDP_L4_PSH \ (IS2_FKO_IP6_TCP_UDP_L4_RST + IS2_FKL_IP6_TCP_UDP_L4_RST) #define IS2_FKL_IP6_TCP_UDP_L4_PSH 1 #define IS2_FKO_IP6_TCP_UDP_L4_ACK \ (IS2_FKO_IP6_TCP_UDP_L4_PSH + IS2_FKL_IP6_TCP_UDP_L4_PSH) #define IS2_FKL_IP6_TCP_UDP_L4_ACK 1 #define IS2_FKO_IP6_TCP_UDP_L4_URG \ (IS2_FKO_IP6_TCP_UDP_L4_ACK + IS2_FKL_IP6_TCP_UDP_L4_ACK) #define IS2_FKL_IP6_TCP_UDP_L4_URG 1 #define IS2_FKO_IP6_TCP_UDP_L4_1588_DOM \ (IS2_FKO_IP6_TCP_UDP_L4_URG + IS2_FKL_IP6_TCP_UDP_L4_URG) #define IS2_FKL_IP6_TCP_UDP_L4_1588_DOM 8 #define IS2_FKO_IP6_TCP_UDP_L4_1588_VER \ (IS2_FKO_IP6_TCP_UDP_L4_1588_DOM + IS2_FKL_IP6_TCP_UDP_L4_1588_DOM) #define IS2_FKL_IP6_TCP_UDP_L4_1588_VER 4 /* IS2 full key - IP6_OTHER */ #define IS2_FKO_IP6_OTHER_L3_PROTO IS2_FKO_IP6_TCP_UDP_TCP #define IS2_FKL_IP6_OTHER_L3_PROTO 8 #define IS2_FKO_IP6_OTHER_L3_PAYLOAD \ (IS2_FKO_IP6_OTHER_L3_PROTO + IS2_FKL_IP6_OTHER_L3_PROTO) #define IS2_FKL_IP6_OTHER_L3_PAYLOAD 56 /* IS2 full key - CUSTOM */ #define IS2_FKO_CUSTOM_CUSTOM_TYPE IS2_FKO_L3_TTL_GT0 #define IS2_FKL_CUSTOM_CUSTOM_TYPE 1 #define IS2_FKO_CUSTOM_CUSTOM \ (IS2_FKO_CUSTOM_CUSTOM_TYPE + IS2_FKL_CUSTOM_CUSTOM_TYPE) #define IS2_FKL_CUSTOM_CUSTOM 320 /* IS2 action - BASE_TYPE */ #define IS2_AO_HIT_ME_ONCE 0 #define IS2_AL_HIT_ME_ONCE 1 #define IS2_AO_CPU_COPY_ENA (IS2_AO_HIT_ME_ONCE + IS2_AL_HIT_ME_ONCE) #define IS2_AL_CPU_COPY_ENA 1 #define IS2_AO_CPU_QU_NUM (IS2_AO_CPU_COPY_ENA + IS2_AL_CPU_COPY_ENA) #define IS2_AL_CPU_QU_NUM 3 #define IS2_AO_MASK_MODE (IS2_AO_CPU_QU_NUM + IS2_AL_CPU_QU_NUM) #define IS2_AL_MASK_MODE 2 #define IS2_AO_MIRROR_ENA (IS2_AO_MASK_MODE + IS2_AL_MASK_MODE) #define IS2_AL_MIRROR_ENA 1 #define IS2_AO_LRN_DIS (IS2_AO_MIRROR_ENA + IS2_AL_MIRROR_ENA) #define IS2_AL_LRN_DIS 1 #define IS2_AO_POLICE_ENA (IS2_AO_LRN_DIS + IS2_AL_LRN_DIS) #define IS2_AL_POLICE_ENA 1 #define IS2_AO_POLICE_IDX (IS2_AO_POLICE_ENA + IS2_AL_POLICE_ENA) #define IS2_AL_POLICE_IDX 9 #define IS2_AO_POLICE_VCAP_ONLY (IS2_AO_POLICE_IDX + IS2_AL_POLICE_IDX) #define IS2_AL_POLICE_VCAP_ONLY 1 #define IS2_AO_PORT_MASK (IS2_AO_POLICE_VCAP_ONLY + IS2_AL_POLICE_VCAP_ONLY) #define IS2_AL_PORT_MASK VCAP_PORT_CNT #define IS2_AO_REW_OP (IS2_AO_PORT_MASK + IS2_AL_PORT_MASK) #define IS2_AL_REW_OP 9 #define IS2_AO_LM_CNT_DIS (IS2_AO_REW_OP + IS2_AL_REW_OP) #define IS2_AL_LM_CNT_DIS 1 #define IS2_AO_ISDX_ENA \ (IS2_AO_LM_CNT_DIS + IS2_AL_LM_CNT_DIS + 1) /* Reserved bit */ #define IS2_AL_ISDX_ENA 1 #define IS2_AO_ACL_ID (IS2_AO_ISDX_ENA + IS2_AL_ISDX_ENA) #define IS2_AL_ACL_ID 6 /* IS2 action - SMAC_SIP */ #define IS2_AO_SMAC_SIP_CPU_COPY_ENA 0 #define IS2_AL_SMAC_SIP_CPU_COPY_ENA 1 #define IS2_AO_SMAC_SIP_CPU_QU_NUM 1 #define IS2_AL_SMAC_SIP_CPU_QU_NUM 3 #define IS2_AO_SMAC_SIP_FWD_KILL_ENA 4 #define IS2_AL_SMAC_SIP_FWD_KILL_ENA 1 #define IS2_AO_SMAC_SIP_HOST_MATCH 5 #define IS2_AL_SMAC_SIP_HOST_MATCH 1 #endif /* _OCELOT_VCAP_H_ */