Training courses
Kernel and Embedded Linux
Bootlin training courses
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
/* SPDX-License-Identifier: GPL-2.0-or-later */ /* * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved. * Copyright 2008 Juergen Beisert, kernel@pengutronix.de * Copyright 2009 Holger Schurig, hs4233@mail.mn-solutions.de * * This contains i.MX21-specific hardware definitions. For those * hardware pieces that are common between i.MX21 and i.MX27, have a * look at mx2x.h. */ #ifndef __MACH_MX21_H__ #define __MACH_MX21_H__ #define MX21_AIPI_BASE_ADDR 0x10000000 #define MX21_AIPI_SIZE SZ_1M #define MX21_DMA_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x01000) #define MX21_WDOG_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x02000) #define MX21_GPT1_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x03000) #define MX21_GPT2_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x04000) #define MX21_GPT3_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x05000) #define MX21_PWM_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x06000) #define MX21_RTC_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x07000) #define MX21_KPP_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x08000) #define MX21_OWIRE_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x09000) #define MX21_UART1_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x0a000) #define MX21_UART2_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x0b000) #define MX21_UART3_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x0c000) #define MX21_UART4_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x0d000) #define MX21_CSPI1_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x0e000) #define MX21_CSPI2_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x0f000) #define MX21_SSI1_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x10000) #define MX21_SSI2_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x11000) #define MX21_I2C_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x12000) #define MX21_SDHC1_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x13000) #define MX21_SDHC2_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x14000) #define MX21_GPIO_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x15000) #define MX21_GPIO1_BASE_ADDR (MX21_GPIO_BASE_ADDR + 0x000) #define MX21_GPIO2_BASE_ADDR (MX21_GPIO_BASE_ADDR + 0x100) #define MX21_GPIO3_BASE_ADDR (MX21_GPIO_BASE_ADDR + 0x200) #define MX21_GPIO4_BASE_ADDR (MX21_GPIO_BASE_ADDR + 0x300) #define MX21_GPIO5_BASE_ADDR (MX21_GPIO_BASE_ADDR + 0x400) #define MX21_GPIO6_BASE_ADDR (MX21_GPIO_BASE_ADDR + 0x500) #define MX21_AUDMUX_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x16000) #define MX21_CSPI3_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x17000) #define MX21_LCDC_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x21000) #define MX21_SLCDC_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x22000) #define MX21_USBOTG_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x24000) #define MX21_EMMA_PP_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x26000) #define MX21_EMMA_PRP_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x26400) #define MX21_CCM_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x27000) #define MX21_SYSCTRL_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x27800) #define MX21_JAM_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x3e000) #define MX21_MAX_BASE_ADDR (MX21_AIPI_BASE_ADDR + 0x3f000) #define MX21_AVIC_BASE_ADDR 0x10040000 #define MX21_SAHB1_BASE_ADDR 0x80000000 #define MX21_SAHB1_SIZE SZ_1M #define MX21_CSI_BASE_ADDR (MX2x_SAHB1_BASE_ADDR + 0x0000) /* Memory regions and CS */ #define MX21_SDRAM_BASE_ADDR 0xc0000000 #define MX21_CSD1_BASE_ADDR 0xc4000000 #define MX21_CS0_BASE_ADDR 0xc8000000 #define MX21_CS1_BASE_ADDR 0xcc000000 #define MX21_CS2_BASE_ADDR 0xd0000000 #define MX21_CS3_BASE_ADDR 0xd1000000 #define MX21_CS4_BASE_ADDR 0xd2000000 #define MX21_PCMCIA_MEM_BASE_ADDR 0xd4000000 #define MX21_CS5_BASE_ADDR 0xdd000000 /* NAND, SDRAM, WEIM etc controllers */ #define MX21_X_MEMC_BASE_ADDR 0xdf000000 #define MX21_X_MEMC_SIZE SZ_256K #define MX21_SDRAMC_BASE_ADDR (MX21_X_MEMC_BASE_ADDR + 0x0000) #define MX21_EIM_BASE_ADDR (MX21_X_MEMC_BASE_ADDR + 0x1000) #define MX21_PCMCIA_CTL_BASE_ADDR (MX21_X_MEMC_BASE_ADDR + 0x2000) #define MX21_NFC_BASE_ADDR (MX21_X_MEMC_BASE_ADDR + 0x3000) #define MX21_IRAM_BASE_ADDR 0xffffe800 /* internal ram */ #define MX21_IO_P2V(x) IMX_IO_P2V(x) #define MX21_IO_ADDRESS(x) IOMEM(MX21_IO_P2V(x)) /* fixed interrupt numbers */ #include <asm/irq.h> #define MX21_INT_CSPI3 (NR_IRQS_LEGACY + 6) #define MX21_INT_GPIO (NR_IRQS_LEGACY + 8) #define MX21_INT_FIRI (NR_IRQS_LEGACY + 9) #define MX21_INT_SDHC2 (NR_IRQS_LEGACY + 10) #define MX21_INT_SDHC1 (NR_IRQS_LEGACY + 11) #define MX21_INT_I2C (NR_IRQS_LEGACY + 12) #define MX21_INT_SSI2 (NR_IRQS_LEGACY + 13) #define MX21_INT_SSI1 (NR_IRQS_LEGACY + 14) #define MX21_INT_CSPI2 (NR_IRQS_LEGACY + 15) #define MX21_INT_CSPI1 (NR_IRQS_LEGACY + 16) #define MX21_INT_UART4 (NR_IRQS_LEGACY + 17) #define MX21_INT_UART3 (NR_IRQS_LEGACY + 18) #define MX21_INT_UART2 (NR_IRQS_LEGACY + 19) #define MX21_INT_UART1 (NR_IRQS_LEGACY + 20) #define MX21_INT_KPP (NR_IRQS_LEGACY + 21) #define MX21_INT_RTC (NR_IRQS_LEGACY + 22) #define MX21_INT_PWM (NR_IRQS_LEGACY + 23) #define MX21_INT_GPT3 (NR_IRQS_LEGACY + 24) #define MX21_INT_GPT2 (NR_IRQS_LEGACY + 25) #define MX21_INT_GPT1 (NR_IRQS_LEGACY + 26) #define MX21_INT_WDOG (NR_IRQS_LEGACY + 27) #define MX21_INT_PCMCIA (NR_IRQS_LEGACY + 28) #define MX21_INT_NFC (NR_IRQS_LEGACY + 29) #define MX21_INT_BMI (NR_IRQS_LEGACY + 30) #define MX21_INT_CSI (NR_IRQS_LEGACY + 31) #define MX21_INT_DMACH0 (NR_IRQS_LEGACY + 32) #define MX21_INT_DMACH1 (NR_IRQS_LEGACY + 33) #define MX21_INT_DMACH2 (NR_IRQS_LEGACY + 34) #define MX21_INT_DMACH3 (NR_IRQS_LEGACY + 35) #define MX21_INT_DMACH4 (NR_IRQS_LEGACY + 36) #define MX21_INT_DMACH5 (NR_IRQS_LEGACY + 37) #define MX21_INT_DMACH6 (NR_IRQS_LEGACY + 38) #define MX21_INT_DMACH7 (NR_IRQS_LEGACY + 39) #define MX21_INT_DMACH8 (NR_IRQS_LEGACY + 40) #define MX21_INT_DMACH9 (NR_IRQS_LEGACY + 41) #define MX21_INT_DMACH10 (NR_IRQS_LEGACY + 42) #define MX21_INT_DMACH11 (NR_IRQS_LEGACY + 43) #define MX21_INT_DMACH12 (NR_IRQS_LEGACY + 44) #define MX21_INT_DMACH13 (NR_IRQS_LEGACY + 45) #define MX21_INT_DMACH14 (NR_IRQS_LEGACY + 46) #define MX21_INT_DMACH15 (NR_IRQS_LEGACY + 47) #define MX21_INT_EMMAENC (NR_IRQS_LEGACY + 49) #define MX21_INT_EMMADEC (NR_IRQS_LEGACY + 50) #define MX21_INT_EMMAPRP (NR_IRQS_LEGACY + 51) #define MX21_INT_EMMAPP (NR_IRQS_LEGACY + 52) #define MX21_INT_USBWKUP (NR_IRQS_LEGACY + 53) #define MX21_INT_USBDMA (NR_IRQS_LEGACY + 54) #define MX21_INT_USBHOST (NR_IRQS_LEGACY + 55) #define MX21_INT_USBFUNC (NR_IRQS_LEGACY + 56) #define MX21_INT_USBMNP (NR_IRQS_LEGACY + 57) #define MX21_INT_USBCTRL (NR_IRQS_LEGACY + 58) #define MX21_INT_SLCDC (NR_IRQS_LEGACY + 60) #define MX21_INT_LCDC (NR_IRQS_LEGACY + 61) /* fixed DMA request numbers */ #define MX21_DMA_REQ_CSPI3_RX 1 #define MX21_DMA_REQ_CSPI3_TX 2 #define MX21_DMA_REQ_EXT 3 #define MX21_DMA_REQ_FIRI_RX 4 #define MX21_DMA_REQ_SDHC2 6 #define MX21_DMA_REQ_SDHC1 7 #define MX21_DMA_REQ_SSI2_RX0 8 #define MX21_DMA_REQ_SSI2_TX0 9 #define MX21_DMA_REQ_SSI2_RX1 10 #define MX21_DMA_REQ_SSI2_TX1 11 #define MX21_DMA_REQ_SSI1_RX0 12 #define MX21_DMA_REQ_SSI1_TX0 13 #define MX21_DMA_REQ_SSI1_RX1 14 #define MX21_DMA_REQ_SSI1_TX1 15 #define MX21_DMA_REQ_CSPI2_RX 16 #define MX21_DMA_REQ_CSPI2_TX 17 #define MX21_DMA_REQ_CSPI1_RX 18 #define MX21_DMA_REQ_CSPI1_TX 19 #define MX21_DMA_REQ_UART4_RX 20 #define MX21_DMA_REQ_UART4_TX 21 #define MX21_DMA_REQ_UART3_RX 22 #define MX21_DMA_REQ_UART3_TX 23 #define MX21_DMA_REQ_UART2_RX 24 #define MX21_DMA_REQ_UART2_TX 25 #define MX21_DMA_REQ_UART1_RX 26 #define MX21_DMA_REQ_UART1_TX 27 #define MX21_DMA_REQ_BMI_TX 28 #define MX21_DMA_REQ_BMI_RX 29 #define MX21_DMA_REQ_CSI_STAT 30 #define MX21_DMA_REQ_CSI_RX 31 #endif /* ifndef __MACH_MX21_H__ */