1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 | /* SPDX-License-Identifier: GPL-2.0-only */ /* drivers/gpu/drm/exynos/regs-fimc.h * * Copyright (c) 2012 Samsung Electronics Co., Ltd. * http://www.samsung.com/ * * Register definition file for Samsung Camera Interface (FIMC) driver */ #ifndef EXYNOS_REGS_FIMC_H #define EXYNOS_REGS_FIMC_H /* * Register part */ /* Input source format */ #define EXYNOS_CISRCFMT (0x00) /* Window offset */ #define EXYNOS_CIWDOFST (0x04) /* Global control */ #define EXYNOS_CIGCTRL (0x08) /* Window offset 2 */ #define EXYNOS_CIWDOFST2 (0x14) /* Y 1st frame start address for output DMA */ #define EXYNOS_CIOYSA1 (0x18) /* Y 2nd frame start address for output DMA */ #define EXYNOS_CIOYSA2 (0x1c) /* Y 3rd frame start address for output DMA */ #define EXYNOS_CIOYSA3 (0x20) /* Y 4th frame start address for output DMA */ #define EXYNOS_CIOYSA4 (0x24) /* Cb 1st frame start address for output DMA */ #define EXYNOS_CIOCBSA1 (0x28) /* Cb 2nd frame start address for output DMA */ #define EXYNOS_CIOCBSA2 (0x2c) /* Cb 3rd frame start address for output DMA */ #define EXYNOS_CIOCBSA3 (0x30) /* Cb 4th frame start address for output DMA */ #define EXYNOS_CIOCBSA4 (0x34) /* Cr 1st frame start address for output DMA */ #define EXYNOS_CIOCRSA1 (0x38) /* Cr 2nd frame start address for output DMA */ #define EXYNOS_CIOCRSA2 (0x3c) /* Cr 3rd frame start address for output DMA */ #define EXYNOS_CIOCRSA3 (0x40) /* Cr 4th frame start address for output DMA */ #define EXYNOS_CIOCRSA4 (0x44) /* Target image format */ #define EXYNOS_CITRGFMT (0x48) /* Output DMA control */ #define EXYNOS_CIOCTRL (0x4c) /* Pre-scaler control 1 */ #define EXYNOS_CISCPRERATIO (0x50) /* Pre-scaler control 2 */ #define EXYNOS_CISCPREDST (0x54) /* Main scaler control */ #define EXYNOS_CISCCTRL (0x58) /* Target area */ #define EXYNOS_CITAREA (0x5c) /* Status */ #define EXYNOS_CISTATUS (0x64) /* Status2 */ #define EXYNOS_CISTATUS2 (0x68) /* Image capture enable command */ #define EXYNOS_CIIMGCPT (0xc0) /* Capture sequence */ #define EXYNOS_CICPTSEQ (0xc4) /* Image effects */ #define EXYNOS_CIIMGEFF (0xd0) /* Y frame start address for input DMA */ #define EXYNOS_CIIYSA0 (0xd4) /* Cb frame start address for input DMA */ #define EXYNOS_CIICBSA0 (0xd8) /* Cr frame start address for input DMA */ #define EXYNOS_CIICRSA0 (0xdc) /* Input DMA Y Line Skip */ #define EXYNOS_CIILINESKIP_Y (0xec) /* Input DMA Cb Line Skip */ #define EXYNOS_CIILINESKIP_CB (0xf0) /* Input DMA Cr Line Skip */ #define EXYNOS_CIILINESKIP_CR (0xf4) /* Real input DMA image size */ #define EXYNOS_CIREAL_ISIZE (0xf8) /* Input DMA control */ #define EXYNOS_MSCTRL (0xfc) /* Y frame start address for input DMA */ #define EXYNOS_CIIYSA1 (0x144) /* Cb frame start address for input DMA */ #define EXYNOS_CIICBSA1 (0x148) /* Cr frame start address for input DMA */ #define EXYNOS_CIICRSA1 (0x14c) /* Output DMA Y offset */ #define EXYNOS_CIOYOFF (0x168) /* Output DMA CB offset */ #define EXYNOS_CIOCBOFF (0x16c) /* Output DMA CR offset */ #define EXYNOS_CIOCROFF (0x170) /* Input DMA Y offset */ #define EXYNOS_CIIYOFF (0x174) /* Input DMA CB offset */ #define EXYNOS_CIICBOFF (0x178) /* Input DMA CR offset */ #define EXYNOS_CIICROFF (0x17c) /* Input DMA original image size */ #define EXYNOS_ORGISIZE (0x180) /* Output DMA original image size */ #define EXYNOS_ORGOSIZE (0x184) /* Real output DMA image size */ #define EXYNOS_CIEXTEN (0x188) /* DMA parameter */ #define EXYNOS_CIDMAPARAM (0x18c) /* MIPI CSI image format */ #define EXYNOS_CSIIMGFMT (0x194) /* FIMC Clock Source Select */ #define EXYNOS_MISC_FIMC (0x198) /* Add for FIMC v5.1 */ /* Output Frame Buffer Sequence */ #define EXYNOS_CIFCNTSEQ (0x1fc) /* Y 5th frame start address for output DMA */ #define EXYNOS_CIOYSA5 (0x200) /* Y 6th frame start address for output DMA */ #define EXYNOS_CIOYSA6 (0x204) /* Y 7th frame start address for output DMA */ #define EXYNOS_CIOYSA7 (0x208) /* Y 8th frame start address for output DMA */ #define EXYNOS_CIOYSA8 (0x20c) /* Y 9th frame start address for output DMA */ #define EXYNOS_CIOYSA9 (0x210) /* Y 10th frame start address for output DMA */ #define EXYNOS_CIOYSA10 (0x214) /* Y 11th frame start address for output DMA */ #define EXYNOS_CIOYSA11 (0x218) /* Y 12th frame start address for output DMA */ #define EXYNOS_CIOYSA12 (0x21c) /* Y 13th frame start address for output DMA */ #define EXYNOS_CIOYSA13 (0x220) /* Y 14th frame start address for output DMA */ #define EXYNOS_CIOYSA14 (0x224) /* Y 15th frame start address for output DMA */ #define EXYNOS_CIOYSA15 (0x228) /* Y 16th frame start address for output DMA */ #define EXYNOS_CIOYSA16 (0x22c) /* Y 17th frame start address for output DMA */ #define EXYNOS_CIOYSA17 (0x230) /* Y 18th frame start address for output DMA */ #define EXYNOS_CIOYSA18 (0x234) /* Y 19th frame start address for output DMA */ #define EXYNOS_CIOYSA19 (0x238) /* Y 20th frame start address for output DMA */ #define EXYNOS_CIOYSA20 (0x23c) /* Y 21th frame start address for output DMA */ #define EXYNOS_CIOYSA21 (0x240) /* Y 22th frame start address for output DMA */ #define EXYNOS_CIOYSA22 (0x244) /* Y 23th frame start address for output DMA */ #define EXYNOS_CIOYSA23 (0x248) /* Y 24th frame start address for output DMA */ #define EXYNOS_CIOYSA24 (0x24c) /* Y 25th frame start address for output DMA */ #define EXYNOS_CIOYSA25 (0x250) /* Y 26th frame start address for output DMA */ #define EXYNOS_CIOYSA26 (0x254) /* Y 27th frame start address for output DMA */ #define EXYNOS_CIOYSA27 (0x258) /* Y 28th frame start address for output DMA */ #define EXYNOS_CIOYSA28 (0x25c) /* Y 29th frame start address for output DMA */ #define EXYNOS_CIOYSA29 (0x260) /* Y 30th frame start address for output DMA */ #define EXYNOS_CIOYSA30 (0x264) /* Y 31th frame start address for output DMA */ #define EXYNOS_CIOYSA31 (0x268) /* Y 32th frame start address for output DMA */ #define EXYNOS_CIOYSA32 (0x26c) /* CB 5th frame start address for output DMA */ #define EXYNOS_CIOCBSA5 (0x270) /* CB 6th frame start address for output DMA */ #define EXYNOS_CIOCBSA6 (0x274) /* CB 7th frame start address for output DMA */ #define EXYNOS_CIOCBSA7 (0x278) /* CB 8th frame start address for output DMA */ #define EXYNOS_CIOCBSA8 (0x27c) /* CB 9th frame start address for output DMA */ #define EXYNOS_CIOCBSA9 (0x280) /* CB 10th frame start address for output DMA */ #define EXYNOS_CIOCBSA10 (0x284) /* CB 11th frame start address for output DMA */ #define EXYNOS_CIOCBSA11 (0x288) /* CB 12th frame start address for output DMA */ #define EXYNOS_CIOCBSA12 (0x28c) /* CB 13th frame start address for output DMA */ #define EXYNOS_CIOCBSA13 (0x290) /* CB 14th frame start address for output DMA */ #define EXYNOS_CIOCBSA14 (0x294) /* CB 15th frame start address for output DMA */ #define EXYNOS_CIOCBSA15 (0x298) /* CB 16th frame start address for output DMA */ #define EXYNOS_CIOCBSA16 (0x29c) /* CB 17th frame start address for output DMA */ #define EXYNOS_CIOCBSA17 (0x2a0) /* CB 18th frame start address for output DMA */ #define EXYNOS_CIOCBSA18 (0x2a4) /* CB 19th frame start address for output DMA */ #define EXYNOS_CIOCBSA19 (0x2a8) /* CB 20th frame start address for output DMA */ #define EXYNOS_CIOCBSA20 (0x2ac) /* CB 21th frame start address for output DMA */ #define EXYNOS_CIOCBSA21 (0x2b0) /* CB 22th frame start address for output DMA */ #define EXYNOS_CIOCBSA22 (0x2b4) /* CB 23th frame start address for output DMA */ #define EXYNOS_CIOCBSA23 (0x2b8) /* CB 24th frame start address for output DMA */ #define EXYNOS_CIOCBSA24 (0x2bc) /* CB 25th frame start address for output DMA */ #define EXYNOS_CIOCBSA25 (0x2c0) /* CB 26th frame start address for output DMA */ #define EXYNOS_CIOCBSA26 (0x2c4) /* CB 27th frame start address for output DMA */ #define EXYNOS_CIOCBSA27 (0x2c8) /* CB 28th frame start address for output DMA */ #define EXYNOS_CIOCBSA28 (0x2cc) /* CB 29th frame start address for output DMA */ #define EXYNOS_CIOCBSA29 (0x2d0) /* CB 30th frame start address for output DMA */ #define EXYNOS_CIOCBSA30 (0x2d4) /* CB 31th frame start address for output DMA */ #define EXYNOS_CIOCBSA31 (0x2d8) /* CB 32th frame start address for output DMA */ #define EXYNOS_CIOCBSA32 (0x2dc) /* CR 5th frame start address for output DMA */ #define EXYNOS_CIOCRSA5 (0x2e0) /* CR 6th frame start address for output DMA */ #define EXYNOS_CIOCRSA6 (0x2e4) /* CR 7th frame start address for output DMA */ #define EXYNOS_CIOCRSA7 (0x2e8) /* CR 8th frame start address for output DMA */ #define EXYNOS_CIOCRSA8 (0x2ec) /* CR 9th frame start address for output DMA */ #define EXYNOS_CIOCRSA9 (0x2f0) /* CR 10th frame start address for output DMA */ #define EXYNOS_CIOCRSA10 (0x2f4) /* CR 11th frame start address for output DMA */ #define EXYNOS_CIOCRSA11 (0x2f8) /* CR 12th frame start address for output DMA */ #define EXYNOS_CIOCRSA12 (0x2fc) /* CR 13th frame start address for output DMA */ #define EXYNOS_CIOCRSA13 (0x300) /* CR 14th frame start address for output DMA */ #define EXYNOS_CIOCRSA14 (0x304) /* CR 15th frame start address for output DMA */ #define EXYNOS_CIOCRSA15 (0x308) /* CR 16th frame start address for output DMA */ #define EXYNOS_CIOCRSA16 (0x30c) /* CR 17th frame start address for output DMA */ #define EXYNOS_CIOCRSA17 (0x310) /* CR 18th frame start address for output DMA */ #define EXYNOS_CIOCRSA18 (0x314) /* CR 19th frame start address for output DMA */ #define EXYNOS_CIOCRSA19 (0x318) /* CR 20th frame start address for output DMA */ #define EXYNOS_CIOCRSA20 (0x31c) /* CR 21th frame start address for output DMA */ #define EXYNOS_CIOCRSA21 (0x320) /* CR 22th frame start address for output DMA */ #define EXYNOS_CIOCRSA22 (0x324) /* CR 23th frame start address for output DMA */ #define EXYNOS_CIOCRSA23 (0x328) /* CR 24th frame start address for output DMA */ #define EXYNOS_CIOCRSA24 (0x32c) /* CR 25th frame start address for output DMA */ #define EXYNOS_CIOCRSA25 (0x330) /* CR 26th frame start address for output DMA */ #define EXYNOS_CIOCRSA26 (0x334) /* CR 27th frame start address for output DMA */ #define EXYNOS_CIOCRSA27 (0x338) /* CR 28th frame start address for output DMA */ #define EXYNOS_CIOCRSA28 (0x33c) /* CR 29th frame start address for output DMA */ #define EXYNOS_CIOCRSA29 (0x340) /* CR 30th frame start address for output DMA */ #define EXYNOS_CIOCRSA30 (0x344) /* CR 31th frame start address for output DMA */ #define EXYNOS_CIOCRSA31 (0x348) /* CR 32th frame start address for output DMA */ #define EXYNOS_CIOCRSA32 (0x34c) /* * Macro part */ /* frame start address 1 ~ 4, 5 ~ 32 */ /* Number of Default PingPong Memory */ #define DEF_PP 4 #define EXYNOS_CIOYSA(__x) \ (((__x) < DEF_PP) ? \ (EXYNOS_CIOYSA1 + (__x) * 4) : \ (EXYNOS_CIOYSA5 + ((__x) - DEF_PP) * 4)) #define EXYNOS_CIOCBSA(__x) \ (((__x) < DEF_PP) ? \ (EXYNOS_CIOCBSA1 + (__x) * 4) : \ (EXYNOS_CIOCBSA5 + ((__x) - DEF_PP) * 4)) #define EXYNOS_CIOCRSA(__x) \ (((__x) < DEF_PP) ? \ (EXYNOS_CIOCRSA1 + (__x) * 4) : \ (EXYNOS_CIOCRSA5 + ((__x) - DEF_PP) * 4)) /* Number of Default PingPong Memory */ #define DEF_IPP 1 #define EXYNOS_CIIYSA(__x) \ (((__x) < DEF_IPP) ? \ (EXYNOS_CIIYSA0) : (EXYNOS_CIIYSA1)) #define EXYNOS_CIICBSA(__x) \ (((__x) < DEF_IPP) ? \ (EXYNOS_CIICBSA0) : (EXYNOS_CIICBSA1)) #define EXYNOS_CIICRSA(__x) \ (((__x) < DEF_IPP) ? \ (EXYNOS_CIICRSA0) : (EXYNOS_CIICRSA1)) #define EXYNOS_CISRCFMT_SOURCEHSIZE(x) ((x) << 16) #define EXYNOS_CISRCFMT_SOURCEVSIZE(x) ((x) << 0) #define EXYNOS_CIWDOFST_WINHOROFST(x) ((x) << 16) #define EXYNOS_CIWDOFST_WINVEROFST(x) ((x) << 0) #define EXYNOS_CIWDOFST2_WINHOROFST2(x) ((x) << 16) #define EXYNOS_CIWDOFST2_WINVEROFST2(x) ((x) << 0) #define EXYNOS_CITRGFMT_TARGETHSIZE(x) (((x) & 0x1fff) << 16) #define EXYNOS_CITRGFMT_TARGETVSIZE(x) (((x) & 0x1fff) << 0) #define EXYNOS_CISCPRERATIO_SHFACTOR(x) ((x) << 28) #define EXYNOS_CISCPRERATIO_PREHORRATIO(x) ((x) << 16) #define EXYNOS_CISCPRERATIO_PREVERRATIO(x) ((x) << 0) #define EXYNOS_CISCPREDST_PREDSTWIDTH(x) ((x) << 16) #define EXYNOS_CISCPREDST_PREDSTHEIGHT(x) ((x) << 0) #define EXYNOS_CISCCTRL_MAINHORRATIO(x) ((x) << 16) #define EXYNOS_CISCCTRL_MAINVERRATIO(x) ((x) << 0) #define EXYNOS_CITAREA_TARGET_AREA(x) ((x) << 0) #define EXYNOS_CISTATUS_GET_FRAME_COUNT(x) (((x) >> 26) & 0x3) #define EXYNOS_CISTATUS_GET_FRAME_END(x) (((x) >> 17) & 0x1) #define EXYNOS_CISTATUS_GET_LAST_CAPTURE_END(x) (((x) >> 16) & 0x1) #define EXYNOS_CISTATUS_GET_LCD_STATUS(x) (((x) >> 9) & 0x1) #define EXYNOS_CISTATUS_GET_ENVID_STATUS(x) (((x) >> 8) & 0x1) #define EXYNOS_CISTATUS2_GET_FRAMECOUNT_BEFORE(x) (((x) >> 7) & 0x3f) #define EXYNOS_CISTATUS2_GET_FRAMECOUNT_PRESENT(x) ((x) & 0x3f) #define EXYNOS_CIIMGEFF_FIN(x) ((x & 0x7) << 26) #define EXYNOS_CIIMGEFF_PAT_CB(x) ((x) << 13) #define EXYNOS_CIIMGEFF_PAT_CR(x) ((x) << 0) #define EXYNOS_CIILINESKIP(x) (((x) & 0xf) << 24) #define EXYNOS_CIREAL_ISIZE_HEIGHT(x) ((x) << 16) #define EXYNOS_CIREAL_ISIZE_WIDTH(x) ((x) << 0) #define EXYNOS_MSCTRL_SUCCESSIVE_COUNT(x) ((x) << 24) #define EXYNOS_MSCTRL_GET_INDMA_STATUS(x) ((x) & 0x1) #define EXYNOS_CIOYOFF_VERTICAL(x) ((x) << 16) #define EXYNOS_CIOYOFF_HORIZONTAL(x) ((x) << 0) #define EXYNOS_CIOCBOFF_VERTICAL(x) ((x) << 16) #define EXYNOS_CIOCBOFF_HORIZONTAL(x) ((x) << 0) #define EXYNOS_CIOCROFF_VERTICAL(x) ((x) << 16) #define EXYNOS_CIOCROFF_HORIZONTAL(x) ((x) << 0) #define EXYNOS_CIIYOFF_VERTICAL(x) ((x) << 16) #define EXYNOS_CIIYOFF_HORIZONTAL(x) ((x) << 0) #define EXYNOS_CIICBOFF_VERTICAL(x) ((x) << 16) #define EXYNOS_CIICBOFF_HORIZONTAL(x) ((x) << 0) #define EXYNOS_CIICROFF_VERTICAL(x) ((x) << 16) #define EXYNOS_CIICROFF_HORIZONTAL(x) ((x) << 0) #define EXYNOS_ORGISIZE_VERTICAL(x) ((x) << 16) #define EXYNOS_ORGISIZE_HORIZONTAL(x) ((x) << 0) #define EXYNOS_ORGOSIZE_VERTICAL(x) ((x) << 16) #define EXYNOS_ORGOSIZE_HORIZONTAL(x) ((x) << 0) #define EXYNOS_CIEXTEN_TARGETH_EXT(x) ((((x) & 0x2000) >> 13) << 26) #define EXYNOS_CIEXTEN_TARGETV_EXT(x) ((((x) & 0x2000) >> 13) << 24) #define EXYNOS_CIEXTEN_MAINHORRATIO_EXT(x) (((x) & 0x3F) << 10) #define EXYNOS_CIEXTEN_MAINVERRATIO_EXT(x) ((x) & 0x3F) /* * Bit definition part */ /* Source format register */ #define EXYNOS_CISRCFMT_ITU601_8BIT (1 << 31) #define EXYNOS_CISRCFMT_ITU656_8BIT (0 << 31) #define EXYNOS_CISRCFMT_ITU601_16BIT (1 << 29) #define EXYNOS_CISRCFMT_ORDER422_YCBYCR (0 << 14) #define EXYNOS_CISRCFMT_ORDER422_YCRYCB (1 << 14) #define EXYNOS_CISRCFMT_ORDER422_CBYCRY (2 << 14) #define EXYNOS_CISRCFMT_ORDER422_CRYCBY (3 << 14) /* ITU601 16bit only */ #define EXYNOS_CISRCFMT_ORDER422_Y4CBCRCBCR (0 << 14) /* ITU601 16bit only */ #define EXYNOS_CISRCFMT_ORDER422_Y4CRCBCRCB (1 << 14) /* Window offset register */ #define EXYNOS_CIWDOFST_WINOFSEN (1 << 31) #define EXYNOS_CIWDOFST_CLROVFIY (1 << 30) #define EXYNOS_CIWDOFST_CLROVRLB (1 << 29) #define EXYNOS_CIWDOFST_WINHOROFST_MASK (0x7ff << 16) #define EXYNOS_CIWDOFST_CLROVFICB (1 << 15) #define EXYNOS_CIWDOFST_CLROVFICR (1 << 14) #define EXYNOS_CIWDOFST_WINVEROFST_MASK (0xfff << 0) /* Global control register */ #define EXYNOS_CIGCTRL_SWRST (1 << 31) #define EXYNOS_CIGCTRL_CAMRST_A (1 << 30) #define EXYNOS_CIGCTRL_SELCAM_ITU_B (0 << 29) #define EXYNOS_CIGCTRL_SELCAM_ITU_A (1 << 29) #define EXYNOS_CIGCTRL_SELCAM_ITU_MASK (1 << 29) #define EXYNOS_CIGCTRL_TESTPATTERN_NORMAL (0 << 27) #define EXYNOS_CIGCTRL_TESTPATTERN_COLOR_BAR (1 << 27) #define EXYNOS_CIGCTRL_TESTPATTERN_HOR_INC (2 << 27) #define EXYNOS_CIGCTRL_TESTPATTERN_VER_INC (3 << 27) #define EXYNOS_CIGCTRL_TESTPATTERN_MASK (3 << 27) #define EXYNOS_CIGCTRL_TESTPATTERN_SHIFT (27) #define EXYNOS_CIGCTRL_INVPOLPCLK (1 << 26) #define EXYNOS_CIGCTRL_INVPOLVSYNC (1 << 25) #define EXYNOS_CIGCTRL_INVPOLHREF (1 << 24) #define EXYNOS_CIGCTRL_IRQ_OVFEN (1 << 22) #define EXYNOS_CIGCTRL_HREF_MASK (1 << 21) #define EXYNOS_CIGCTRL_IRQ_EDGE (0 << 20) #define EXYNOS_CIGCTRL_IRQ_LEVEL (1 << 20) #define EXYNOS_CIGCTRL_IRQ_CLR (1 << 19) #define EXYNOS_CIGCTRL_IRQ_END_DISABLE (1 << 18) #define EXYNOS_CIGCTRL_IRQ_DISABLE (0 << 16) #define EXYNOS_CIGCTRL_IRQ_ENABLE (1 << 16) #define EXYNOS_CIGCTRL_SHADOW_DISABLE (1 << 12) #define EXYNOS_CIGCTRL_CAM_JPEG (1 << 8) #define EXYNOS_CIGCTRL_SELCAM_MIPI_B (0 << 7) #define EXYNOS_CIGCTRL_SELCAM_MIPI_A (1 << 7) #define EXYNOS_CIGCTRL_SELCAM_MIPI_MASK (1 << 7) #define EXYNOS_CIGCTRL_SELWB_CAMIF_CAMERA (0 << 6) #define EXYNOS_CIGCTRL_SELWB_CAMIF_WRITEBACK (1 << 6) #define EXYNOS_CIGCTRL_SELWRITEBACK_MASK (1 << 10) #define EXYNOS_CIGCTRL_SELWRITEBACK_A (1 << 10) #define EXYNOS_CIGCTRL_SELWRITEBACK_B (0 << 10) #define EXYNOS_CIGCTRL_SELWB_CAMIF_MASK (1 << 6) #define EXYNOS_CIGCTRL_CSC_ITU601 (0 << 5) #define EXYNOS_CIGCTRL_CSC_ITU709 (1 << 5) #define EXYNOS_CIGCTRL_CSC_MASK (1 << 5) #define EXYNOS_CIGCTRL_INVPOLHSYNC (1 << 4) #define EXYNOS_CIGCTRL_SELCAM_FIMC_ITU (0 << 3) #define EXYNOS_CIGCTRL_SELCAM_FIMC_MIPI (1 << 3) #define EXYNOS_CIGCTRL_SELCAM_FIMC_MASK (1 << 3) #define EXYNOS_CIGCTRL_PROGRESSIVE (0 << 0) #define EXYNOS_CIGCTRL_INTERLACE (1 << 0) /* Window offset2 register */ #define EXYNOS_CIWDOFST_WINHOROFST2_MASK (0xfff << 16) #define EXYNOS_CIWDOFST_WINVEROFST2_MASK (0xfff << 16) /* Target format register */ #define EXYNOS_CITRGFMT_INROT90_CLOCKWISE (1 << 31) #define EXYNOS_CITRGFMT_OUTFORMAT_YCBCR420 (0 << 29) #define EXYNOS_CITRGFMT_OUTFORMAT_YCBCR422 (1 << 29) #define EXYNOS_CITRGFMT_OUTFORMAT_YCBCR422_1PLANE (2 << 29) #define EXYNOS_CITRGFMT_OUTFORMAT_RGB (3 << 29) #define EXYNOS_CITRGFMT_OUTFORMAT_MASK (3 << 29) #define EXYNOS_CITRGFMT_FLIP_SHIFT (14) #define EXYNOS_CITRGFMT_FLIP_NORMAL (0 << 14) #define EXYNOS_CITRGFMT_FLIP_X_MIRROR (1 << 14) #define EXYNOS_CITRGFMT_FLIP_Y_MIRROR (2 << 14) #define EXYNOS_CITRGFMT_FLIP_180 (3 << 14) #define EXYNOS_CITRGFMT_FLIP_MASK (3 << 14) #define EXYNOS_CITRGFMT_OUTROT90_CLOCKWISE (1 << 13) #define EXYNOS_CITRGFMT_TARGETV_MASK (0x1fff << 0) #define EXYNOS_CITRGFMT_TARGETH_MASK (0x1fff << 16) /* Output DMA control register */ #define EXYNOS_CIOCTRL_WEAVE_OUT (1 << 31) #define EXYNOS_CIOCTRL_WEAVE_MASK (1 << 31) #define EXYNOS_CIOCTRL_LASTENDEN (1 << 30) #define EXYNOS_CIOCTRL_ORDER2P_LSB_CBCR (0 << 24) #define EXYNOS_CIOCTRL_ORDER2P_LSB_CRCB (1 << 24) #define EXYNOS_CIOCTRL_ORDER2P_MSB_CRCB (2 << 24) #define EXYNOS_CIOCTRL_ORDER2P_MSB_CBCR (3 << 24) #define EXYNOS_CIOCTRL_ORDER2P_SHIFT (24) #define EXYNOS_CIOCTRL_ORDER2P_MASK (3 << 24) #define EXYNOS_CIOCTRL_YCBCR_3PLANE (0 << 3) #define EXYNOS_CIOCTRL_YCBCR_2PLANE (1 << 3) #define EXYNOS_CIOCTRL_YCBCR_PLANE_MASK (1 << 3) #define EXYNOS_CIOCTRL_LASTIRQ_ENABLE (1 << 2) #define EXYNOS_CIOCTRL_ALPHA_OUT (0xff << 4) #define EXYNOS_CIOCTRL_ORDER422_YCBYCR (0 << 0) #define EXYNOS_CIOCTRL_ORDER422_YCRYCB (1 << 0) #define EXYNOS_CIOCTRL_ORDER422_CBYCRY (2 << 0) #define EXYNOS_CIOCTRL_ORDER422_CRYCBY (3 << 0) #define EXYNOS_CIOCTRL_ORDER422_MASK (3 << 0) /* Main scaler control register */ #define EXYNOS_CISCCTRL_SCALERBYPASS (1 << 31) #define EXYNOS_CISCCTRL_SCALEUP_H (1 << 30) #define EXYNOS_CISCCTRL_SCALEUP_V (1 << 29) #define EXYNOS_CISCCTRL_CSCR2Y_NARROW (0 << 28) #define EXYNOS_CISCCTRL_CSCR2Y_WIDE (1 << 28) #define EXYNOS_CISCCTRL_CSCY2R_NARROW (0 << 27) #define EXYNOS_CISCCTRL_CSCY2R_WIDE (1 << 27) #define EXYNOS_CISCCTRL_LCDPATHEN_FIFO (1 << 26) #define EXYNOS_CISCCTRL_PROGRESSIVE (0 << 25) #define EXYNOS_CISCCTRL_INTERLACE (1 << 25) #define EXYNOS_CISCCTRL_SCAN_MASK (1 << 25) #define EXYNOS_CISCCTRL_SCALERSTART (1 << 15) #define EXYNOS_CISCCTRL_INRGB_FMT_RGB565 (0 << 13) #define EXYNOS_CISCCTRL_INRGB_FMT_RGB666 (1 << 13) #define EXYNOS_CISCCTRL_INRGB_FMT_RGB888 (2 << 13) #define EXYNOS_CISCCTRL_INRGB_FMT_RGB_MASK (3 << 13) #define EXYNOS_CISCCTRL_OUTRGB_FMT_RGB565 (0 << 11) #define EXYNOS_CISCCTRL_OUTRGB_FMT_RGB666 (1 << 11) #define EXYNOS_CISCCTRL_OUTRGB_FMT_RGB888 (2 << 11) #define EXYNOS_CISCCTRL_OUTRGB_FMT_RGB_MASK (3 << 11) #define EXYNOS_CISCCTRL_EXTRGB_NORMAL (0 << 10) #define EXYNOS_CISCCTRL_EXTRGB_EXTENSION (1 << 10) #define EXYNOS_CISCCTRL_ONE2ONE (1 << 9) #define EXYNOS_CISCCTRL_MAIN_V_RATIO_MASK (0x1ff << 0) #define EXYNOS_CISCCTRL_MAIN_H_RATIO_MASK (0x1ff << 16) /* Status register */ #define EXYNOS_CISTATUS_OVFIY (1 << 31) #define EXYNOS_CISTATUS_OVFICB (1 << 30) #define EXYNOS_CISTATUS_OVFICR (1 << 29) #define EXYNOS_CISTATUS_VSYNC (1 << 28) #define EXYNOS_CISTATUS_SCALERSTART (1 << 26) #define EXYNOS_CISTATUS_WINOFSTEN (1 << 25) #define EXYNOS_CISTATUS_IMGCPTEN (1 << 22) #define EXYNOS_CISTATUS_IMGCPTENSC (1 << 21) #define EXYNOS_CISTATUS_VSYNC_A (1 << 20) #define EXYNOS_CISTATUS_VSYNC_B (1 << 19) #define EXYNOS_CISTATUS_OVRLB (1 << 18) #define EXYNOS_CISTATUS_FRAMEEND (1 << 17) #define EXYNOS_CISTATUS_LASTCAPTUREEND (1 << 16) #define EXYNOS_CISTATUS_VVALID_A (1 << 15) #define EXYNOS_CISTATUS_VVALID_B (1 << 14) /* Image capture enable register */ #define EXYNOS_CIIMGCPT_IMGCPTEN (1 << 31) #define EXYNOS_CIIMGCPT_IMGCPTEN_SC (1 << 30) #define EXYNOS_CIIMGCPT_CPT_FREN_ENABLE (1 << 25) #define EXYNOS_CIIMGCPT_CPT_FRMOD_EN (0 << 18) #define EXYNOS_CIIMGCPT_CPT_FRMOD_CNT (1 << 18) /* Image effects register */ #define EXYNOS_CIIMGEFF_IE_DISABLE (0 << 30) #define EXYNOS_CIIMGEFF_IE_ENABLE (1 << 30) #define EXYNOS_CIIMGEFF_IE_SC_BEFORE (0 << 29) #define EXYNOS_CIIMGEFF_IE_SC_AFTER (1 << 29) #define EXYNOS_CIIMGEFF_FIN_BYPASS (0 << 26) #define EXYNOS_CIIMGEFF_FIN_ARBITRARY (1 << 26) #define EXYNOS_CIIMGEFF_FIN_NEGATIVE (2 << 26) #define EXYNOS_CIIMGEFF_FIN_ARTFREEZE (3 << 26) #define EXYNOS_CIIMGEFF_FIN_EMBOSSING (4 << 26) #define EXYNOS_CIIMGEFF_FIN_SILHOUETTE (5 << 26) #define EXYNOS_CIIMGEFF_FIN_MASK (7 << 26) #define EXYNOS_CIIMGEFF_PAT_CBCR_MASK ((0xff << 13) | (0xff << 0)) /* Real input DMA size register */ #define EXYNOS_CIREAL_ISIZE_AUTOLOAD_ENABLE (1 << 31) #define EXYNOS_CIREAL_ISIZE_ADDR_CH_DISABLE (1 << 30) #define EXYNOS_CIREAL_ISIZE_HEIGHT_MASK (0x3FFF << 16) #define EXYNOS_CIREAL_ISIZE_WIDTH_MASK (0x3FFF << 0) /* Input DMA control register */ #define EXYNOS_MSCTRL_FIELD_MASK (1 << 31) #define EXYNOS_MSCTRL_FIELD_WEAVE (1 << 31) #define EXYNOS_MSCTRL_FIELD_NORMAL (0 << 31) #define EXYNOS_MSCTRL_BURST_CNT (24) #define EXYNOS_MSCTRL_BURST_CNT_MASK (0xf << 24) #define EXYNOS_MSCTRL_ORDER2P_LSB_CBCR (0 << 16) #define EXYNOS_MSCTRL_ORDER2P_LSB_CRCB (1 << 16) #define EXYNOS_MSCTRL_ORDER2P_MSB_CRCB (2 << 16) #define EXYNOS_MSCTRL_ORDER2P_MSB_CBCR (3 << 16) #define EXYNOS_MSCTRL_ORDER2P_SHIFT (16) #define EXYNOS_MSCTRL_ORDER2P_SHIFT_MASK (0x3 << 16) #define EXYNOS_MSCTRL_C_INT_IN_3PLANE (0 << 15) #define EXYNOS_MSCTRL_C_INT_IN_2PLANE (1 << 15) #define EXYNOS_MSCTRL_FLIP_SHIFT (13) #define EXYNOS_MSCTRL_FLIP_NORMAL (0 << 13) #define EXYNOS_MSCTRL_FLIP_X_MIRROR (1 << 13) #define EXYNOS_MSCTRL_FLIP_Y_MIRROR (2 << 13) #define EXYNOS_MSCTRL_FLIP_180 (3 << 13) #define EXYNOS_MSCTRL_FLIP_MASK (3 << 13) #define EXYNOS_MSCTRL_ORDER422_CRYCBY (0 << 4) #define EXYNOS_MSCTRL_ORDER422_YCRYCB (1 << 4) #define EXYNOS_MSCTRL_ORDER422_CBYCRY (2 << 4) #define EXYNOS_MSCTRL_ORDER422_YCBYCR (3 << 4) #define EXYNOS_MSCTRL_INPUT_EXTCAM (0 << 3) #define EXYNOS_MSCTRL_INPUT_MEMORY (1 << 3) #define EXYNOS_MSCTRL_INPUT_MASK (1 << 3) #define EXYNOS_MSCTRL_INFORMAT_YCBCR420 (0 << 1) #define EXYNOS_MSCTRL_INFORMAT_YCBCR422 (1 << 1) #define EXYNOS_MSCTRL_INFORMAT_YCBCR422_1PLANE (2 << 1) #define EXYNOS_MSCTRL_INFORMAT_RGB (3 << 1) #define EXYNOS_MSCTRL_ENVID (1 << 0) /* DMA parameter register */ #define EXYNOS_CIDMAPARAM_R_MODE_LINEAR (0 << 29) #define EXYNOS_CIDMAPARAM_R_MODE_CONFTILE (1 << 29) #define EXYNOS_CIDMAPARAM_R_MODE_16X16 (2 << 29) #define EXYNOS_CIDMAPARAM_R_MODE_64X32 (3 << 29) #define EXYNOS_CIDMAPARAM_R_MODE_MASK (3 << 29) #define EXYNOS_CIDMAPARAM_R_TILE_HSIZE_64 (0 << 24) #define EXYNOS_CIDMAPARAM_R_TILE_HSIZE_128 (1 << 24) #define EXYNOS_CIDMAPARAM_R_TILE_HSIZE_256 (2 << 24) #define EXYNOS_CIDMAPARAM_R_TILE_HSIZE_512 (3 << 24) #define EXYNOS_CIDMAPARAM_R_TILE_HSIZE_1024 (4 << 24) #define EXYNOS_CIDMAPARAM_R_TILE_HSIZE_2048 (5 << 24) #define EXYNOS_CIDMAPARAM_R_TILE_HSIZE_4096 (6 << 24) #define EXYNOS_CIDMAPARAM_R_TILE_VSIZE_1 (0 << 20) #define EXYNOS_CIDMAPARAM_R_TILE_VSIZE_2 (1 << 20) #define EXYNOS_CIDMAPARAM_R_TILE_VSIZE_4 (2 << 20) #define EXYNOS_CIDMAPARAM_R_TILE_VSIZE_8 (3 << 20) #define EXYNOS_CIDMAPARAM_R_TILE_VSIZE_16 (4 << 20) #define EXYNOS_CIDMAPARAM_R_TILE_VSIZE_32 (5 << 20) #define EXYNOS_CIDMAPARAM_W_MODE_LINEAR (0 << 13) #define EXYNOS_CIDMAPARAM_W_MODE_CONFTILE (1 << 13) #define EXYNOS_CIDMAPARAM_W_MODE_16X16 (2 << 13) #define EXYNOS_CIDMAPARAM_W_MODE_64X32 (3 << 13) #define EXYNOS_CIDMAPARAM_W_MODE_MASK (3 << 13) #define EXYNOS_CIDMAPARAM_W_TILE_HSIZE_64 (0 << 8) #define EXYNOS_CIDMAPARAM_W_TILE_HSIZE_128 (1 << 8) #define EXYNOS_CIDMAPARAM_W_TILE_HSIZE_256 (2 << 8) #define EXYNOS_CIDMAPARAM_W_TILE_HSIZE_512 (3 << 8) #define EXYNOS_CIDMAPARAM_W_TILE_HSIZE_1024 (4 << 8) #define EXYNOS_CIDMAPARAM_W_TILE_HSIZE_2048 (5 << 8) #define EXYNOS_CIDMAPARAM_W_TILE_HSIZE_4096 (6 << 8) #define EXYNOS_CIDMAPARAM_W_TILE_VSIZE_1 (0 << 4) #define EXYNOS_CIDMAPARAM_W_TILE_VSIZE_2 (1 << 4) #define EXYNOS_CIDMAPARAM_W_TILE_VSIZE_4 (2 << 4) #define EXYNOS_CIDMAPARAM_W_TILE_VSIZE_8 (3 << 4) #define EXYNOS_CIDMAPARAM_W_TILE_VSIZE_16 (4 << 4) #define EXYNOS_CIDMAPARAM_W_TILE_VSIZE_32 (5 << 4) /* Gathering Extension register */ #define EXYNOS_CIEXTEN_TARGETH_EXT_MASK (1 << 26) #define EXYNOS_CIEXTEN_TARGETV_EXT_MASK (1 << 24) #define EXYNOS_CIEXTEN_MAINHORRATIO_EXT_MASK (0x3F << 10) #define EXYNOS_CIEXTEN_MAINVERRATIO_EXT_MASK (0x3F) #define EXYNOS_CIEXTEN_YUV444_OUT (1 << 22) /* FIMC Clock Source Select register */ #define EXYNOS_CLKSRC_HCLK (0 << 1) #define EXYNOS_CLKSRC_HCLK_MASK (1 << 1) #define EXYNOS_CLKSRC_SCLK (1 << 1) /* SYSREG for FIMC writeback */ #define SYSREG_CAMERA_BLK (0x0218) #define SYSREG_FIMD0WB_DEST_MASK (0x3 << 23) #define SYSREG_FIMD0WB_DEST_SHIFT 23 #endif /* EXYNOS_REGS_FIMC_H */ |