Training courses
Kernel and Embedded Linux
Bootlin training courses
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263
/* SPDX-License-Identifier: GPL-2.0 * * Copyright 2016-2018 HabanaLabs, Ltd. * All Rights Reserved. * */ #ifndef ASIC_REG_GOYA_MASKS_H_ #define ASIC_REG_GOYA_MASKS_H_ #include "goya_regs.h" /* Useful masks for bits in various registers */ #define QMAN_DMA_ENABLE (\ (1 << DMA_QM_0_GLBL_CFG0_PQF_EN_SHIFT) | \ (1 << DMA_QM_0_GLBL_CFG0_CQF_EN_SHIFT) | \ (1 << DMA_QM_0_GLBL_CFG0_CP_EN_SHIFT) | \ (1 << DMA_QM_0_GLBL_CFG0_DMA_EN_SHIFT)) #define QMAN_DMA_FULLY_TRUSTED (\ (1 << DMA_QM_0_GLBL_PROT_PQF_PROT_SHIFT) | \ (1 << DMA_QM_0_GLBL_PROT_CQF_PROT_SHIFT) | \ (1 << DMA_QM_0_GLBL_PROT_CP_PROT_SHIFT) | \ (1 << DMA_QM_0_GLBL_PROT_DMA_PROT_SHIFT) | \ (1 << DMA_QM_0_GLBL_PROT_PQF_ERR_PROT_SHIFT) | \ (1 << DMA_QM_0_GLBL_PROT_CQF_ERR_PROT_SHIFT) | \ (1 << DMA_QM_0_GLBL_PROT_CP_ERR_PROT_SHIFT) | \ (1 << DMA_QM_0_GLBL_PROT_DMA_ERR_PROT_SHIFT)) #define QMAN_DMA_PARTLY_TRUSTED (\ (1 << DMA_QM_0_GLBL_PROT_PQF_PROT_SHIFT) | \ (1 << DMA_QM_0_GLBL_PROT_CQF_PROT_SHIFT) | \ (1 << DMA_QM_0_GLBL_PROT_CP_PROT_SHIFT) | \ (1 << DMA_QM_0_GLBL_PROT_PQF_ERR_PROT_SHIFT) | \ (1 << DMA_QM_0_GLBL_PROT_CQF_ERR_PROT_SHIFT) | \ (1 << DMA_QM_0_GLBL_PROT_CP_ERR_PROT_SHIFT) | \ (1 << DMA_QM_0_GLBL_PROT_DMA_ERR_PROT_SHIFT)) #define QMAN_DMA_STOP (\ (1 << DMA_QM_0_GLBL_CFG1_PQF_STOP_SHIFT) | \ (1 << DMA_QM_0_GLBL_CFG1_CQF_STOP_SHIFT) | \ (1 << DMA_QM_0_GLBL_CFG1_CP_STOP_SHIFT) | \ (1 << DMA_QM_0_GLBL_CFG1_DMA_STOP_SHIFT)) #define QMAN_DMA_IS_STOPPED (\ (1 << DMA_QM_0_GLBL_STS0_PQF_IS_STOP_SHIFT) | \ (1 << DMA_QM_0_GLBL_STS0_CQF_IS_STOP_SHIFT) | \ (1 << DMA_QM_0_GLBL_STS0_CP_IS_STOP_SHIFT) | \ (1 << DMA_QM_0_GLBL_STS0_DMA_IS_STOP_SHIFT)) #define QMAN_DMA_ERR_MSG_EN (\ (1 << DMA_QM_0_GLBL_ERR_CFG_PQF_ERR_MSG_EN_SHIFT) | \ (1 << DMA_QM_0_GLBL_ERR_CFG_CQF_ERR_MSG_EN_SHIFT) | \ (1 << DMA_QM_0_GLBL_ERR_CFG_CP_ERR_MSG_EN_SHIFT) | \ (1 << DMA_QM_0_GLBL_ERR_CFG_DMA_ERR_MSG_EN_SHIFT) | \ (1 << DMA_QM_0_GLBL_ERR_CFG_PQF_STOP_ON_ERR_SHIFT) | \ (1 << DMA_QM_0_GLBL_ERR_CFG_CQF_STOP_ON_ERR_SHIFT) | \ (1 << DMA_QM_0_GLBL_ERR_CFG_CP_STOP_ON_ERR_SHIFT) | \ (1 << DMA_QM_0_GLBL_ERR_CFG_DMA_STOP_ON_ERR_SHIFT)) #define QMAN_MME_ENABLE (\ (1 << MME_QM_GLBL_CFG0_PQF_EN_SHIFT) | \ (1 << MME_QM_GLBL_CFG0_CQF_EN_SHIFT) | \ (1 << MME_QM_GLBL_CFG0_CP_EN_SHIFT)) #define CMDQ_MME_ENABLE (\ (1 << MME_CMDQ_GLBL_CFG0_CQF_EN_SHIFT) | \ (1 << MME_CMDQ_GLBL_CFG0_CP_EN_SHIFT)) #define QMAN_MME_STOP (\ (1 << MME_QM_GLBL_CFG1_PQF_STOP_SHIFT) | \ (1 << MME_QM_GLBL_CFG1_CQF_STOP_SHIFT) | \ (1 << MME_QM_GLBL_CFG1_CP_STOP_SHIFT)) #define CMDQ_MME_STOP (\ (1 << MME_CMDQ_GLBL_CFG1_CQF_STOP_SHIFT) | \ (1 << MME_CMDQ_GLBL_CFG1_CP_STOP_SHIFT)) #define QMAN_MME_ERR_MSG_EN (\ (1 << MME_QM_GLBL_ERR_CFG_PQF_ERR_MSG_EN_SHIFT) | \ (1 << MME_QM_GLBL_ERR_CFG_CQF_ERR_MSG_EN_SHIFT) | \ (1 << MME_QM_GLBL_ERR_CFG_CP_ERR_MSG_EN_SHIFT) | \ (1 << MME_QM_GLBL_ERR_CFG_DMA_ERR_MSG_EN_SHIFT) | \ (1 << MME_QM_GLBL_ERR_CFG_PQF_STOP_ON_ERR_SHIFT) | \ (1 << MME_QM_GLBL_ERR_CFG_CQF_STOP_ON_ERR_SHIFT) | \ (1 << MME_QM_GLBL_ERR_CFG_CP_STOP_ON_ERR_SHIFT) | \ (1 << MME_QM_GLBL_ERR_CFG_DMA_STOP_ON_ERR_SHIFT)) #define CMDQ_MME_ERR_MSG_EN (\ (1 << MME_CMDQ_GLBL_ERR_CFG_PQF_ERR_MSG_EN_SHIFT) | \ (1 << MME_CMDQ_GLBL_ERR_CFG_CQF_ERR_MSG_EN_SHIFT) | \ (1 << MME_CMDQ_GLBL_ERR_CFG_CP_ERR_MSG_EN_SHIFT) | \ (1 << MME_CMDQ_GLBL_ERR_CFG_DMA_ERR_MSG_EN_SHIFT) | \ (1 << MME_CMDQ_GLBL_ERR_CFG_PQF_STOP_ON_ERR_SHIFT) | \ (1 << MME_CMDQ_GLBL_ERR_CFG_CQF_STOP_ON_ERR_SHIFT) | \ (1 << MME_CMDQ_GLBL_ERR_CFG_CP_STOP_ON_ERR_SHIFT) | \ (1 << MME_CMDQ_GLBL_ERR_CFG_DMA_STOP_ON_ERR_SHIFT)) #define QMAN_MME_ERR_PROT (\ (1 << MME_QM_GLBL_PROT_PQF_ERR_PROT_SHIFT) | \ (1 << MME_QM_GLBL_PROT_CQF_ERR_PROT_SHIFT) | \ (1 << MME_QM_GLBL_PROT_CP_ERR_PROT_SHIFT) | \ (1 << MME_QM_GLBL_PROT_DMA_ERR_PROT_SHIFT)) #define CMDQ_MME_ERR_PROT (\ (1 << MME_CMDQ_GLBL_PROT_PQF_ERR_PROT_SHIFT) | \ (1 << MME_CMDQ_GLBL_PROT_CQF_ERR_PROT_SHIFT) | \ (1 << MME_CMDQ_GLBL_PROT_CP_ERR_PROT_SHIFT) | \ (1 << MME_CMDQ_GLBL_PROT_DMA_ERR_PROT_SHIFT)) #define QMAN_TPC_ENABLE (\ (1 << TPC0_QM_GLBL_CFG0_PQF_EN_SHIFT) | \ (1 << TPC0_QM_GLBL_CFG0_CQF_EN_SHIFT) | \ (1 << TPC0_QM_GLBL_CFG0_CP_EN_SHIFT)) #define CMDQ_TPC_ENABLE (\ (1 << TPC0_CMDQ_GLBL_CFG0_CQF_EN_SHIFT) | \ (1 << TPC0_CMDQ_GLBL_CFG0_CP_EN_SHIFT)) #define QMAN_TPC_STOP (\ (1 << TPC0_QM_GLBL_CFG1_PQF_STOP_SHIFT) | \ (1 << TPC0_QM_GLBL_CFG1_CQF_STOP_SHIFT) | \ (1 << TPC0_QM_GLBL_CFG1_CP_STOP_SHIFT)) #define CMDQ_TPC_STOP (\ (1 << TPC0_CMDQ_GLBL_CFG1_CQF_STOP_SHIFT) | \ (1 << TPC0_CMDQ_GLBL_CFG1_CP_STOP_SHIFT)) #define QMAN_TPC_ERR_MSG_EN (\ (1 << TPC0_QM_GLBL_ERR_CFG_PQF_ERR_MSG_EN_SHIFT) | \ (1 << TPC0_QM_GLBL_ERR_CFG_CQF_ERR_MSG_EN_SHIFT) | \ (1 << TPC0_QM_GLBL_ERR_CFG_CP_ERR_MSG_EN_SHIFT) | \ (1 << TPC0_QM_GLBL_ERR_CFG_DMA_ERR_MSG_EN_SHIFT) | \ (1 << TPC0_QM_GLBL_ERR_CFG_PQF_STOP_ON_ERR_SHIFT) | \ (1 << TPC0_QM_GLBL_ERR_CFG_CQF_STOP_ON_ERR_SHIFT) | \ (1 << TPC0_QM_GLBL_ERR_CFG_CP_STOP_ON_ERR_SHIFT) | \ (1 << TPC0_QM_GLBL_ERR_CFG_DMA_STOP_ON_ERR_SHIFT)) #define CMDQ_TPC_ERR_MSG_EN (\ (1 << TPC0_CMDQ_GLBL_ERR_CFG_PQF_ERR_MSG_EN_SHIFT) | \ (1 << TPC0_CMDQ_GLBL_ERR_CFG_CQF_ERR_MSG_EN_SHIFT) | \ (1 << TPC0_CMDQ_GLBL_ERR_CFG_CP_ERR_MSG_EN_SHIFT) | \ (1 << TPC0_CMDQ_GLBL_ERR_CFG_DMA_ERR_MSG_EN_SHIFT) | \ (1 << TPC0_CMDQ_GLBL_ERR_CFG_PQF_STOP_ON_ERR_SHIFT) | \ (1 << TPC0_CMDQ_GLBL_ERR_CFG_CQF_STOP_ON_ERR_SHIFT) | \ (1 << TPC0_CMDQ_GLBL_ERR_CFG_CP_STOP_ON_ERR_SHIFT) | \ (1 << TPC0_CMDQ_GLBL_ERR_CFG_DMA_STOP_ON_ERR_SHIFT)) #define QMAN_TPC_ERR_PROT (\ (1 << TPC0_QM_GLBL_PROT_PQF_ERR_PROT_SHIFT) | \ (1 << TPC0_QM_GLBL_PROT_CQF_ERR_PROT_SHIFT) | \ (1 << TPC0_QM_GLBL_PROT_CP_ERR_PROT_SHIFT) | \ (1 << TPC0_QM_GLBL_PROT_DMA_ERR_PROT_SHIFT)) #define CMDQ_TPC_ERR_PROT (\ (1 << TPC0_CMDQ_GLBL_PROT_PQF_ERR_PROT_SHIFT) | \ (1 << TPC0_CMDQ_GLBL_PROT_CQF_ERR_PROT_SHIFT) | \ (1 << TPC0_CMDQ_GLBL_PROT_CP_ERR_PROT_SHIFT) | \ (1 << TPC0_CMDQ_GLBL_PROT_DMA_ERR_PROT_SHIFT)) /* RESETS */ #define DMA_MME_TPC_RESET (\ 1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_TPC_SHIFT |\ 1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_MME_SHIFT |\ 1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_DMA_SHIFT) #define RESET_ALL (\ 1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_TPC_SHIFT |\ 1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_MME_SHIFT |\ 1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_MC_SHIFT |\ 1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_CPU_SHIFT |\ 1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_PSOC_SHIFT |\ 1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_IC_IF_SHIFT |\ PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_SRAM_MASK |\ 1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_DMA_SHIFT |\ 1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_DMA_IF_SHIFT) #define CA53_RESET (\ (~\ (1 << PSOC_GLOBAL_CONF_UNIT_RST_N_CPU_SHIFT)\ ) & 0x7FFFFF) #define CPU_RESET_ASSERT (\ 1 << CPU_CA53_CFG_ARM_RST_CONTROL_NMBISTRESET_SHIFT) #define CPU_RESET_CORE0_DEASSERT (\ 1 << CPU_CA53_CFG_ARM_RST_CONTROL_NCPUPORESET_SHIFT |\ 1 << CPU_CA53_CFG_ARM_RST_CONTROL_NCORERESET_SHIFT |\ 1 << CPU_CA53_CFG_ARM_RST_CONTROL_NL2RESET_SHIFT |\ 1 << CPU_CA53_CFG_ARM_RST_CONTROL_NMBISTRESET_SHIFT) #define GOYA_IRQ_HBW_ID_MASK 0x1FFF #define GOYA_IRQ_HBW_ID_SHIFT 0 #define GOYA_IRQ_HBW_INTERNAL_ID_MASK 0xE000 #define GOYA_IRQ_HBW_INTERNAL_ID_SHIFT 13 #define GOYA_IRQ_HBW_AGENT_ID_MASK 0x1F0000 #define GOYA_IRQ_HBW_AGENT_ID_SHIFT 16 #define GOYA_IRQ_HBW_Y_MASK 0xE00000 #define GOYA_IRQ_HBW_Y_SHIFT 21 #define GOYA_IRQ_HBW_X_MASK 0x7000000 #define GOYA_IRQ_HBW_X_SHIFT 24 #define GOYA_IRQ_LBW_ID_MASK 0xFF #define GOYA_IRQ_LBW_ID_SHIFT 0 #define GOYA_IRQ_LBW_INTERNAL_ID_MASK 0x700 #define GOYA_IRQ_LBW_INTERNAL_ID_SHIFT 8 #define GOYA_IRQ_LBW_AGENT_ID_MASK 0xF800 #define GOYA_IRQ_LBW_AGENT_ID_SHIFT 11 #define GOYA_IRQ_LBW_Y_MASK 0x70000 #define GOYA_IRQ_LBW_Y_SHIFT 16 #define GOYA_IRQ_LBW_X_MASK 0x380000 #define GOYA_IRQ_LBW_X_SHIFT 19 #define DMA_QM_IDLE_MASK (DMA_QM_0_GLBL_STS0_PQF_IDLE_MASK | \ DMA_QM_0_GLBL_STS0_CQF_IDLE_MASK | \ DMA_QM_0_GLBL_STS0_CP_IDLE_MASK | \ DMA_QM_0_GLBL_STS0_DMA_IDLE_MASK) #define TPC_QM_IDLE_MASK (TPC0_QM_GLBL_STS0_PQF_IDLE_MASK | \ TPC0_QM_GLBL_STS0_CQF_IDLE_MASK | \ TPC0_QM_GLBL_STS0_CP_IDLE_MASK) #define TPC_CMDQ_IDLE_MASK (TPC0_CMDQ_GLBL_STS0_CQF_IDLE_MASK | \ TPC0_CMDQ_GLBL_STS0_CP_IDLE_MASK) #define TPC_CFG_IDLE_MASK (TPC0_CFG_STATUS_SCALAR_PIPE_EMPTY_MASK | \ TPC0_CFG_STATUS_VECTOR_PIPE_EMPTY_MASK | \ TPC0_CFG_STATUS_IQ_EMPTY_MASK | \ TPC0_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_MASK) #define MME_QM_IDLE_MASK (MME_QM_GLBL_STS0_PQF_IDLE_MASK | \ MME_QM_GLBL_STS0_CQF_IDLE_MASK | \ MME_QM_GLBL_STS0_CP_IDLE_MASK) #define MME_CMDQ_IDLE_MASK (MME_CMDQ_GLBL_STS0_CQF_IDLE_MASK | \ MME_CMDQ_GLBL_STS0_CP_IDLE_MASK) #define MME_ARCH_IDLE_MASK (MME_ARCH_STATUS_SB_A_EMPTY_MASK | \ MME_ARCH_STATUS_SB_B_EMPTY_MASK | \ MME_ARCH_STATUS_SB_CIN_EMPTY_MASK | \ MME_ARCH_STATUS_SB_COUT_EMPTY_MASK) #define MME_SHADOW_IDLE_MASK (MME_SHADOW_0_STATUS_A_MASK | \ MME_SHADOW_0_STATUS_B_MASK | \ MME_SHADOW_0_STATUS_CIN_MASK | \ MME_SHADOW_0_STATUS_COUT_MASK | \ MME_SHADOW_0_STATUS_TE_MASK | \ MME_SHADOW_0_STATUS_LD_MASK | \ MME_SHADOW_0_STATUS_ST_MASK) #define TPC1_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT #define TPC2_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT #define TPC3_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT #define TPC4_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT #define TPC5_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT #define TPC6_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT #define TPC7_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT #define DMA_QM_1_GLBL_CFG1_DMA_STOP_SHIFT DMA_QM_0_GLBL_CFG1_DMA_STOP_SHIFT #define DMA_QM_2_GLBL_CFG1_DMA_STOP_SHIFT DMA_QM_0_GLBL_CFG1_DMA_STOP_SHIFT #define DMA_QM_3_GLBL_CFG1_DMA_STOP_SHIFT DMA_QM_0_GLBL_CFG1_DMA_STOP_SHIFT #define DMA_QM_4_GLBL_CFG1_DMA_STOP_SHIFT DMA_QM_0_GLBL_CFG1_DMA_STOP_SHIFT #endif /* ASIC_REG_GOYA_MASKS_H_ */