Training courses
Kernel and Embedded Linux
Bootlin training courses
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606
/* SPDX-License-Identifier: GPL-2.0 * * Copyright 2016-2018 HabanaLabs, Ltd. * All Rights Reserved. * */ /************************************ ** This is an auto-generated file ** ** DO NOT EDIT BELOW ** ************************************/ #ifndef ASIC_REG_TPC0_CFG_MASKS_H_ #define ASIC_REG_TPC0_CFG_MASKS_H_ /* ***************************************** * TPC0_CFG (Prototype: TPC) ***************************************** */ /* TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW */ #define TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH */ #define TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_PADDING_VALUE */ #define TPC0_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG */ #define TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_KERNEL_TENSOR_0_DIM_0_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_1_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_2_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_3_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_4_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW */ #define TPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH */ #define TPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_PADDING_VALUE */ #define TPC0_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG */ #define TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_KERNEL_TENSOR_1_DIM_0_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_1_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_2_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_3_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_4_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW */ #define TPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH */ #define TPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_PADDING_VALUE */ #define TPC0_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG */ #define TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_KERNEL_TENSOR_2_DIM_0_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_1_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_2_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_3_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_4_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW */ #define TPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH */ #define TPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_PADDING_VALUE */ #define TPC0_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG */ #define TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_KERNEL_TENSOR_3_DIM_0_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_1_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_2_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_3_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_4_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW */ #define TPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH */ #define TPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_PADDING_VALUE */ #define TPC0_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG */ #define TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_KERNEL_TENSOR_4_DIM_0_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_1_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_2_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_3_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_4_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW */ #define TPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH */ #define TPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_PADDING_VALUE */ #define TPC0_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG */ #define TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_KERNEL_TENSOR_5_DIM_0_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_1_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_2_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_3_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_4_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW */ #define TPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH */ #define TPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_PADDING_VALUE */ #define TPC0_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG */ #define TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_KERNEL_TENSOR_6_DIM_0_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_1_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_2_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_3_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_4_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW */ #define TPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH */ #define TPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_PADDING_VALUE */ #define TPC0_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG */ #define TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_KERNEL_TENSOR_7_DIM_0_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_1_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_2_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_3_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_4_SIZE */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET */ #define TPC0_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW */ #define TPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_SHIFT 0 #define TPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH */ #define TPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT 0 #define TPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TID_BASE_DIM_0 */ #define TPC0_CFG_KERNEL_TID_BASE_DIM_0_V_SHIFT 0 #define TPC0_CFG_KERNEL_TID_BASE_DIM_0_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TID_SIZE_DIM_0 */ #define TPC0_CFG_KERNEL_TID_SIZE_DIM_0_V_SHIFT 0 #define TPC0_CFG_KERNEL_TID_SIZE_DIM_0_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TID_BASE_DIM_1 */ #define TPC0_CFG_KERNEL_TID_BASE_DIM_1_V_SHIFT 0 #define TPC0_CFG_KERNEL_TID_BASE_DIM_1_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TID_SIZE_DIM_1 */ #define TPC0_CFG_KERNEL_TID_SIZE_DIM_1_V_SHIFT 0 #define TPC0_CFG_KERNEL_TID_SIZE_DIM_1_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TID_BASE_DIM_2 */ #define TPC0_CFG_KERNEL_TID_BASE_DIM_2_V_SHIFT 0 #define TPC0_CFG_KERNEL_TID_BASE_DIM_2_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TID_SIZE_DIM_2 */ #define TPC0_CFG_KERNEL_TID_SIZE_DIM_2_V_SHIFT 0 #define TPC0_CFG_KERNEL_TID_SIZE_DIM_2_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TID_BASE_DIM_3 */ #define TPC0_CFG_KERNEL_TID_BASE_DIM_3_V_SHIFT 0 #define TPC0_CFG_KERNEL_TID_BASE_DIM_3_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TID_SIZE_DIM_3 */ #define TPC0_CFG_KERNEL_TID_SIZE_DIM_3_V_SHIFT 0 #define TPC0_CFG_KERNEL_TID_SIZE_DIM_3_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TID_BASE_DIM_4 */ #define TPC0_CFG_KERNEL_TID_BASE_DIM_4_V_SHIFT 0 #define TPC0_CFG_KERNEL_TID_BASE_DIM_4_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_TID_SIZE_DIM_4 */ #define TPC0_CFG_KERNEL_TID_SIZE_DIM_4_V_SHIFT 0 #define TPC0_CFG_KERNEL_TID_SIZE_DIM_4_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_SRF */ #define TPC0_CFG_KERNEL_SRF_V_SHIFT 0 #define TPC0_CFG_KERNEL_SRF_V_MASK 0xFFFFFFFF /* TPC0_CFG_KERNEL_KERNEL_CONFIG */ #define TPC0_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_SHIFT 0 #define TPC0_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_MASK 0x1 #define TPC0_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT 1 #define TPC0_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_MASK 0x2 #define TPC0_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT 8 #define TPC0_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_MASK 0x3F00 /* TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE */ #define TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT 0 #define TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK 0xFFFF #define TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT 16 #define TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK 0x7FFF0000 #define TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT 31 #define TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK 0x80000000 /* TPC0_CFG_RESERVED_DESC_END */ #define TPC0_CFG_RESERVED_DESC_END_V_SHIFT 0 #define TPC0_CFG_RESERVED_DESC_END_V_MASK 0xFFFFFFFF /* TPC0_CFG_ROUND_CSR */ #define TPC0_CFG_ROUND_CSR_MODE_SHIFT 0 #define TPC0_CFG_ROUND_CSR_MODE_MASK 0x7 /* TPC0_CFG_TBUF_BASE_ADDR_LOW */ #define TPC0_CFG_TBUF_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_TBUF_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_TBUF_BASE_ADDR_HIGH */ #define TPC0_CFG_TBUF_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_TBUF_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_SEMAPHORE */ #define TPC0_CFG_SEMAPHORE_V_SHIFT 0 #define TPC0_CFG_SEMAPHORE_V_MASK 0xFFFFFFFF /* TPC0_CFG_VFLAGS */ #define TPC0_CFG_VFLAGS_V_SHIFT 0 #define TPC0_CFG_VFLAGS_V_MASK 0xF /* TPC0_CFG_SFLAGS */ #define TPC0_CFG_SFLAGS_V_SHIFT 0 #define TPC0_CFG_SFLAGS_V_MASK 0xF /* TPC0_CFG_LFSR_POLYNOM */ #define TPC0_CFG_LFSR_POLYNOM_V_SHIFT 0 #define TPC0_CFG_LFSR_POLYNOM_V_MASK 0xFFFFFFFF /* TPC0_CFG_STATUS */ #define TPC0_CFG_STATUS_SCALAR_PIPE_EMPTY_SHIFT 1 #define TPC0_CFG_STATUS_SCALAR_PIPE_EMPTY_MASK 0x2 #define TPC0_CFG_STATUS_VECTOR_PIPE_EMPTY_SHIFT 2 #define TPC0_CFG_STATUS_VECTOR_PIPE_EMPTY_MASK 0x4 #define TPC0_CFG_STATUS_IQ_EMPTY_SHIFT 3 #define TPC0_CFG_STATUS_IQ_EMPTY_MASK 0x8 #define TPC0_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_SHIFT 4 #define TPC0_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_MASK 0x10 /* TPC0_CFG_CFG_BASE_ADDRESS_HIGH */ #define TPC0_CFG_CFG_BASE_ADDRESS_HIGH_V_SHIFT 0 #define TPC0_CFG_CFG_BASE_ADDRESS_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_CFG_SUBTRACT_VALUE */ #define TPC0_CFG_CFG_SUBTRACT_VALUE_V_SHIFT 0 #define TPC0_CFG_CFG_SUBTRACT_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_SM_BASE_ADDRESS_LOW */ #define TPC0_CFG_SM_BASE_ADDRESS_LOW_V_SHIFT 0 #define TPC0_CFG_SM_BASE_ADDRESS_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_SM_BASE_ADDRESS_HIGH */ #define TPC0_CFG_SM_BASE_ADDRESS_HIGH_V_SHIFT 0 #define TPC0_CFG_SM_BASE_ADDRESS_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_TPC_CMD */ #define TPC0_CFG_TPC_CMD_ICACHE_INVALIDATE_SHIFT 0 #define TPC0_CFG_TPC_CMD_ICACHE_INVALIDATE_MASK 0x1 #define TPC0_CFG_TPC_CMD_DCACHE_INVALIDATE_SHIFT 1 #define TPC0_CFG_TPC_CMD_DCACHE_INVALIDATE_MASK 0x2 #define TPC0_CFG_TPC_CMD_LCACHE_INVALIDATE_SHIFT 2 #define TPC0_CFG_TPC_CMD_LCACHE_INVALIDATE_MASK 0x4 #define TPC0_CFG_TPC_CMD_TCACHE_INVALIDATE_SHIFT 3 #define TPC0_CFG_TPC_CMD_TCACHE_INVALIDATE_MASK 0x8 #define TPC0_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_SHIFT 4 #define TPC0_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_MASK 0x10 #define TPC0_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_SHIFT 5 #define TPC0_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_MASK 0x20 #define TPC0_CFG_TPC_CMD_QMAN_STOP_SHIFT 6 #define TPC0_CFG_TPC_CMD_QMAN_STOP_MASK 0x40 /* TPC0_CFG_TPC_EXECUTE */ #define TPC0_CFG_TPC_EXECUTE_V_SHIFT 0 #define TPC0_CFG_TPC_EXECUTE_V_MASK 0x1 /* TPC0_CFG_TPC_STALL */ #define TPC0_CFG_TPC_STALL_V_SHIFT 0 #define TPC0_CFG_TPC_STALL_V_MASK 0x1 /* TPC0_CFG_ICACHE_BASE_ADDERESS_LOW */ #define TPC0_CFG_ICACHE_BASE_ADDERESS_LOW_V_SHIFT 0 #define TPC0_CFG_ICACHE_BASE_ADDERESS_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_ICACHE_BASE_ADDERESS_HIGH */ #define TPC0_CFG_ICACHE_BASE_ADDERESS_HIGH_V_SHIFT 0 #define TPC0_CFG_ICACHE_BASE_ADDERESS_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_MSS_CONFIG */ #define TPC0_CFG_MSS_CONFIG_AWCACHE_SHIFT 0 #define TPC0_CFG_MSS_CONFIG_AWCACHE_MASK 0xF #define TPC0_CFG_MSS_CONFIG_ARCACHE_SHIFT 4 #define TPC0_CFG_MSS_CONFIG_ARCACHE_MASK 0xF0 #define TPC0_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_SHIFT 8 #define TPC0_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_MASK 0x300 #define TPC0_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT 10 #define TPC0_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_MASK 0x400 /* TPC0_CFG_TPC_INTR_CAUSE */ #define TPC0_CFG_TPC_INTR_CAUSE_CAUSE_SHIFT 0 #define TPC0_CFG_TPC_INTR_CAUSE_CAUSE_MASK 0xFFFFFFFF /* TPC0_CFG_TPC_INTR_MASK */ #define TPC0_CFG_TPC_INTR_MASK_MASK_SHIFT 0 #define TPC0_CFG_TPC_INTR_MASK_MASK_MASK 0xFFFFFFFF /* TPC0_CFG_TSB_CONFIG */ #define TPC0_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_SHIFT 0 #define TPC0_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_MASK 0x1F #define TPC0_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_SHIFT 5 #define TPC0_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_MASK 0x3E0 #define TPC0_CFG_TSB_CONFIG_MAX_OUTSTANDING_SHIFT 10 #define TPC0_CFG_TSB_CONFIG_MAX_OUTSTANDING_MASK 0xFFC00 #define TPC0_CFG_TSB_CONFIG_MAX_SIZE_SHIFT 20 #define TPC0_CFG_TSB_CONFIG_MAX_SIZE_MASK 0x3FF00000 /* TPC0_CFG_QM_TENSOR_0_BASE_ADDR_LOW */ #define TPC0_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_BASE_ADDR_HIGH */ #define TPC0_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_PADDING_VALUE */ #define TPC0_CFG_QM_TENSOR_0_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG */ #define TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_QM_TENSOR_0_DIM_0_SIZE */ #define TPC0_CFG_QM_TENSOR_0_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_0_STRIDE */ #define TPC0_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_1_SIZE */ #define TPC0_CFG_QM_TENSOR_0_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_1_STRIDE */ #define TPC0_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_2_SIZE */ #define TPC0_CFG_QM_TENSOR_0_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_2_STRIDE */ #define TPC0_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_3_SIZE */ #define TPC0_CFG_QM_TENSOR_0_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_3_STRIDE */ #define TPC0_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_4_SIZE */ #define TPC0_CFG_QM_TENSOR_0_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_4_STRIDE */ #define TPC0_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_BASE_ADDR_LOW */ #define TPC0_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_BASE_ADDR_HIGH */ #define TPC0_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_PADDING_VALUE */ #define TPC0_CFG_QM_TENSOR_1_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG */ #define TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_QM_TENSOR_1_DIM_0_SIZE */ #define TPC0_CFG_QM_TENSOR_1_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_0_STRIDE */ #define TPC0_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_1_SIZE */ #define TPC0_CFG_QM_TENSOR_1_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_1_STRIDE */ #define TPC0_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_2_SIZE */ #define TPC0_CFG_QM_TENSOR_1_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_2_STRIDE */ #define TPC0_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_3_SIZE */ #define TPC0_CFG_QM_TENSOR_1_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_3_STRIDE */ #define TPC0_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_4_SIZE */ #define TPC0_CFG_QM_TENSOR_1_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_4_STRIDE */ #define TPC0_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_BASE_ADDR_LOW */ #define TPC0_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_BASE_ADDR_HIGH */ #define TPC0_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_PADDING_VALUE */ #define TPC0_CFG_QM_TENSOR_2_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG */ #define TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_QM_TENSOR_2_DIM_0_SIZE */ #define TPC0_CFG_QM_TENSOR_2_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_0_STRIDE */ #define TPC0_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_1_SIZE */ #define TPC0_CFG_QM_TENSOR_2_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_1_STRIDE */ #define TPC0_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_2_SIZE */ #define TPC0_CFG_QM_TENSOR_2_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_2_STRIDE */ #define TPC0_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_3_SIZE */ #define TPC0_CFG_QM_TENSOR_2_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_3_STRIDE */ #define TPC0_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_4_SIZE */ #define TPC0_CFG_QM_TENSOR_2_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_4_STRIDE */ #define TPC0_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_BASE_ADDR_LOW */ #define TPC0_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_BASE_ADDR_HIGH */ #define TPC0_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_PADDING_VALUE */ #define TPC0_CFG_QM_TENSOR_3_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG */ #define TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_QM_TENSOR_3_DIM_0_SIZE */ #define TPC0_CFG_QM_TENSOR_3_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_0_STRIDE */ #define TPC0_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_1_SIZE */ #define TPC0_CFG_QM_TENSOR_3_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_1_STRIDE */ #define TPC0_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_2_SIZE */ #define TPC0_CFG_QM_TENSOR_3_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_2_STRIDE */ #define TPC0_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_3_SIZE */ #define TPC0_CFG_QM_TENSOR_3_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_3_STRIDE */ #define TPC0_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_4_SIZE */ #define TPC0_CFG_QM_TENSOR_3_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_4_STRIDE */ #define TPC0_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_BASE_ADDR_LOW */ #define TPC0_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_BASE_ADDR_HIGH */ #define TPC0_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_PADDING_VALUE */ #define TPC0_CFG_QM_TENSOR_4_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG */ #define TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_QM_TENSOR_4_DIM_0_SIZE */ #define TPC0_CFG_QM_TENSOR_4_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_0_STRIDE */ #define TPC0_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_1_SIZE */ #define TPC0_CFG_QM_TENSOR_4_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_1_STRIDE */ #define TPC0_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_2_SIZE */ #define TPC0_CFG_QM_TENSOR_4_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_2_STRIDE */ #define TPC0_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_3_SIZE */ #define TPC0_CFG_QM_TENSOR_4_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_3_STRIDE */ #define TPC0_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_4_SIZE */ #define TPC0_CFG_QM_TENSOR_4_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_4_STRIDE */ #define TPC0_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_BASE_ADDR_LOW */ #define TPC0_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_BASE_ADDR_HIGH */ #define TPC0_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_PADDING_VALUE */ #define TPC0_CFG_QM_TENSOR_5_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG */ #define TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_QM_TENSOR_5_DIM_0_SIZE */ #define TPC0_CFG_QM_TENSOR_5_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_0_STRIDE */ #define TPC0_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_1_SIZE */ #define TPC0_CFG_QM_TENSOR_5_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_1_STRIDE */ #define TPC0_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_2_SIZE */ #define TPC0_CFG_QM_TENSOR_5_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_2_STRIDE */ #define TPC0_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_3_SIZE */ #define TPC0_CFG_QM_TENSOR_5_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_3_STRIDE */ #define TPC0_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_4_SIZE */ #define TPC0_CFG_QM_TENSOR_5_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_4_STRIDE */ #define TPC0_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_BASE_ADDR_LOW */ #define TPC0_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_BASE_ADDR_HIGH */ #define TPC0_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_PADDING_VALUE */ #define TPC0_CFG_QM_TENSOR_6_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG */ #define TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_QM_TENSOR_6_DIM_0_SIZE */ #define TPC0_CFG_QM_TENSOR_6_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_0_STRIDE */ #define TPC0_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_1_SIZE */ #define TPC0_CFG_QM_TENSOR_6_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_1_STRIDE */ #define TPC0_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_2_SIZE */ #define TPC0_CFG_QM_TENSOR_6_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_2_STRIDE */ #define TPC0_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_3_SIZE */ #define TPC0_CFG_QM_TENSOR_6_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_3_STRIDE */ #define TPC0_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_4_SIZE */ #define TPC0_CFG_QM_TENSOR_6_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_4_STRIDE */ #define TPC0_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_BASE_ADDR_LOW */ #define TPC0_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_BASE_ADDR_HIGH */ #define TPC0_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_PADDING_VALUE */ #define TPC0_CFG_QM_TENSOR_7_PADDING_VALUE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_PADDING_VALUE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG */ #define TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK 0x3 #define TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT 8 #define TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK 0x1F00 #define TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT 16 #define TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK 0x70000 /* TPC0_CFG_QM_TENSOR_7_DIM_0_SIZE */ #define TPC0_CFG_QM_TENSOR_7_DIM_0_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_0_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_0_STRIDE */ #define TPC0_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_1_SIZE */ #define TPC0_CFG_QM_TENSOR_7_DIM_1_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_1_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_1_STRIDE */ #define TPC0_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_2_SIZE */ #define TPC0_CFG_QM_TENSOR_7_DIM_2_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_2_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_2_STRIDE */ #define TPC0_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_3_SIZE */ #define TPC0_CFG_QM_TENSOR_7_DIM_3_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_3_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_3_STRIDE */ #define TPC0_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_4_SIZE */ #define TPC0_CFG_QM_TENSOR_7_DIM_4_SIZE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_4_SIZE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_4_STRIDE */ #define TPC0_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET */ #define TPC0_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT 0 #define TPC0_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_KERNEL_BASE_ADDRESS_LOW */ #define TPC0_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_SHIFT 0 #define TPC0_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_KERNEL_BASE_ADDRESS_HIGH */ #define TPC0_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT 0 #define TPC0_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TID_BASE_DIM_0 */ #define TPC0_CFG_QM_TID_BASE_DIM_0_V_SHIFT 0 #define TPC0_CFG_QM_TID_BASE_DIM_0_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TID_SIZE_DIM_0 */ #define TPC0_CFG_QM_TID_SIZE_DIM_0_V_SHIFT 0 #define TPC0_CFG_QM_TID_SIZE_DIM_0_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TID_BASE_DIM_1 */ #define TPC0_CFG_QM_TID_BASE_DIM_1_V_SHIFT 0 #define TPC0_CFG_QM_TID_BASE_DIM_1_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TID_SIZE_DIM_1 */ #define TPC0_CFG_QM_TID_SIZE_DIM_1_V_SHIFT 0 #define TPC0_CFG_QM_TID_SIZE_DIM_1_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TID_BASE_DIM_2 */ #define TPC0_CFG_QM_TID_BASE_DIM_2_V_SHIFT 0 #define TPC0_CFG_QM_TID_BASE_DIM_2_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TID_SIZE_DIM_2 */ #define TPC0_CFG_QM_TID_SIZE_DIM_2_V_SHIFT 0 #define TPC0_CFG_QM_TID_SIZE_DIM_2_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TID_BASE_DIM_3 */ #define TPC0_CFG_QM_TID_BASE_DIM_3_V_SHIFT 0 #define TPC0_CFG_QM_TID_BASE_DIM_3_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TID_SIZE_DIM_3 */ #define TPC0_CFG_QM_TID_SIZE_DIM_3_V_SHIFT 0 #define TPC0_CFG_QM_TID_SIZE_DIM_3_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TID_BASE_DIM_4 */ #define TPC0_CFG_QM_TID_BASE_DIM_4_V_SHIFT 0 #define TPC0_CFG_QM_TID_BASE_DIM_4_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_TID_SIZE_DIM_4 */ #define TPC0_CFG_QM_TID_SIZE_DIM_4_V_SHIFT 0 #define TPC0_CFG_QM_TID_SIZE_DIM_4_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_SRF */ #define TPC0_CFG_QM_SRF_V_SHIFT 0 #define TPC0_CFG_QM_SRF_V_MASK 0xFFFFFFFF /* TPC0_CFG_QM_KERNEL_CONFIG */ #define TPC0_CFG_QM_KERNEL_CONFIG_SMALL_VLM_SHIFT 0 #define TPC0_CFG_QM_KERNEL_CONFIG_SMALL_VLM_MASK 0x1 #define TPC0_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT 1 #define TPC0_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_MASK 0x2 #define TPC0_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT 8 #define TPC0_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_MASK 0x3F00 /* TPC0_CFG_QM_SYNC_OBJECT_MESSAGE */ #define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT 0 #define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK 0xFFFF #define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT 16 #define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK 0x7FFF0000 #define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT 31 #define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK 0x80000000 /* TPC0_CFG_ARUSER */ #define TPC0_CFG_ARUSER_ASID_SHIFT 0 #define TPC0_CFG_ARUSER_ASID_MASK 0x3FF #define TPC0_CFG_ARUSER_MMBP_SHIFT 10 #define TPC0_CFG_ARUSER_MMBP_MASK 0x400 #define TPC0_CFG_ARUSER_V_SHIFT 11 #define TPC0_CFG_ARUSER_V_MASK 0xFFFFF800 /* TPC0_CFG_AWUSER */ #define TPC0_CFG_AWUSER_ASID_SHIFT 0 #define TPC0_CFG_AWUSER_ASID_MASK 0x3FF #define TPC0_CFG_AWUSER_MMBP_SHIFT 10 #define TPC0_CFG_AWUSER_MMBP_MASK 0x400 #define TPC0_CFG_AWUSER_V_SHIFT 11 #define TPC0_CFG_AWUSER_V_MASK 0xFFFFF800 /* TPC0_CFG_FUNC_MBIST_CNTRL */ #define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_START_SHIFT 0 #define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_START_MASK 0x1 #define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_SHIFT 1 #define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_MASK 0x2 #define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_SHIFT 2 #define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_MASK 0x4 #define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_SHIFT 16 #define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_MASK 0x3FF0000 /* TPC0_CFG_FUNC_MBIST_PAT */ #define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_SHIFT 0 #define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_MASK 0x3 #define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_SHIFT 2 #define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_MASK 0xC #define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_SHIFT 4 #define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_MASK 0x30 #define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_SHIFT 6 #define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_MASK 0xC0 #define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_SHIFT 8 #define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_MASK 0x300 #define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_SHIFT 10 #define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_MASK 0xC00 /* TPC0_CFG_FUNC_MBIST_MEM */ #define TPC0_CFG_FUNC_MBIST_MEM_MAX_ADDR_SHIFT 0 #define TPC0_CFG_FUNC_MBIST_MEM_MAX_ADDR_MASK 0x7FF #define TPC0_CFG_FUNC_MBIST_MEM_PATTERN_EN_SHIFT 12 #define TPC0_CFG_FUNC_MBIST_MEM_PATTERN_EN_MASK 0x7000 #define TPC0_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_SHIFT 16 #define TPC0_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_MASK 0x7FF0000 #define TPC0_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_SHIFT 28 #define TPC0_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_MASK 0x70000000 #endif /* ASIC_REG_TPC0_CFG_MASKS_H_ */