Defined in 2 files as a member:
- external/apache2/llvm/dist/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp, line 1331 (as a member)
- external/apache2/llvm/dist/llvm/lib/CodeGen/LiveDebugValues/VarLocBasedImpl.cpp, line 293 (as a member)
Defined in 1 files as a macro:
Referenced in 64 files:
- bin/sh/parser.c, line 395
- external/apache2/llvm/dist/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/AsmPrinter/WinException.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/GCRootLowering.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/LiveDebugValues/VarLocBasedImpl.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/LocalStackSlotAllocation.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/MIRParser/MIRParser.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/MachineFrameInfo.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/MachineScheduler.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/PrologEpilogInserter.cpp
- line 220
- line 246
- line 265
- line 305
- line 346
- line 347
- line 400
- line 402
- line 411
- line 444
- line 539
- line 543
- line 566
- line 573
- line 601
- line 608
- line 785
- line 788
- line 796
- line 804
- line 883
- line 883
- line 1026
- line 1035
- line 1054
- line 1058
- line 1069
- line 1071
- line 1109
- line 1113
- line 1117
- line 1120
- line 1128
- line 1142
- line 1149
- line 1150
- line 1196
- line 1207
- line 1232
- line 1285
- external/apache2/llvm/dist/llvm/lib/CodeGen/RegUsageInfoCollector.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/ShrinkWrap.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/TargetInstrInfo.cpp
- external/apache2/llvm/dist/llvm/lib/CodeGen/TargetRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp
- external/apache2/llvm/dist/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp
- external/apache2/llvm/dist/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
- external/apache2/llvm/dist/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
- external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp
- external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/ARC/ARCRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/ARM/ARMFrameLowering.cpp
- external/apache2/llvm/dist/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
- external/apache2/llvm/dist/llvm/lib/Target/ARM/ThumbRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp
- external/apache2/llvm/dist/llvm/lib/Target/AVR/AVRRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/BPF/BPFISelDAGToDAG.cpp
- external/apache2/llvm/dist/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp
- external/apache2/llvm/dist/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/Lanai/LanaiISelDAGToDAG.cpp
- external/apache2/llvm/dist/llvm/lib/Target/Lanai/LanaiRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/M68k/M68kISelLowering.cpp
- external/apache2/llvm/dist/llvm/lib/Target/M68k/M68kRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/MSP430/MSP430ISelDAGToDAG.cpp
- external/apache2/llvm/dist/llvm/lib/Target/MSP430/MSP430RegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/Mips/Mips16RegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/Mips/MipsRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/NVPTX/NVPTXPrologEpilogPass.cpp
- external/apache2/llvm/dist/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp
- external/apache2/llvm/dist/llvm/lib/Target/PowerPC/PPCISelLowering.cpp
- external/apache2/llvm/dist/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
- external/apache2/llvm/dist/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp
- external/apache2/llvm/dist/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/VE/VEISelLowering.cpp
- external/apache2/llvm/dist/llvm/lib/Target/VE/VERegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/X86/X86ISelLowering.cpp
- external/apache2/llvm/dist/llvm/lib/Target/X86/X86InstrInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/X86/X86RegisterInfo.cpp
- external/apache2/llvm/dist/llvm/lib/Target/XCore/XCoreRegisterInfo.cpp
- external/gpl3/gdb.old/dist/sim/bfin/dv-bfin_uart2.c, line 105
- external/gpl3/gdb/dist/sim/bfin/dv-bfin_uart2.c, line 105