Training courses

Kernel and Embedded Linux

Bootlin training courses

Embedded Linux, kernel,
Yocto Project, Buildroot, real-time,
graphics, boot time, debugging...

Bootlin logo

Elixir Cross Referencer

Open Menu /sys/external/gpl2/dts/dist/include/dt-bindings/clock/qcom,gcc-sc7280.h 
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
/*	$NetBSD: qcom,gcc-sc7280.h,v 1.1.1.1 2021/11/07 16:49:59 jmcneill Exp $	*/

/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Copyright (c) 2020-2021, The Linux Foundation. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SC7280_H
#define _DT_BINDINGS_CLK_QCOM_GCC_SC7280_H

/* GCC clocks */
#define GCC_GPLL0					0
#define GCC_GPLL0_OUT_EVEN				1
#define GCC_GPLL0_OUT_ODD				2
#define GCC_GPLL1					3
#define GCC_GPLL10					4
#define GCC_GPLL4					5
#define GCC_GPLL9					6
#define GCC_AGGRE_NOC_PCIE_0_AXI_CLK			7
#define GCC_AGGRE_NOC_PCIE_1_AXI_CLK			8
#define GCC_AGGRE_UFS_PHY_AXI_CLK			9
#define GCC_AGGRE_USB3_PRIM_AXI_CLK			10
#define GCC_CAMERA_AHB_CLK				11
#define GCC_CAMERA_HF_AXI_CLK				12
#define GCC_CAMERA_SF_AXI_CLK				13
#define GCC_CAMERA_XO_CLK				14
#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK			15
#define GCC_CFG_NOC_USB3_SEC_AXI_CLK			16
#define GCC_CPUSS_AHB_CLK				17
#define GCC_CPUSS_AHB_CLK_SRC				18
#define GCC_CPUSS_AHB_POSTDIV_CLK_SRC			19
#define GCC_DDRSS_GPU_AXI_CLK				20
#define GCC_DDRSS_PCIE_SF_CLK				21
#define GCC_DISP_AHB_CLK				22
#define GCC_DISP_GPLL0_CLK_SRC				23
#define GCC_DISP_HF_AXI_CLK				24
#define GCC_DISP_SF_AXI_CLK				25
#define GCC_DISP_XO_CLK					26
#define GCC_GP1_CLK					27
#define GCC_GP1_CLK_SRC					28
#define GCC_GP2_CLK					29
#define GCC_GP2_CLK_SRC					30
#define GCC_GP3_CLK					31
#define GCC_GP3_CLK_SRC					32
#define GCC_GPU_CFG_AHB_CLK				33
#define GCC_GPU_GPLL0_CLK_SRC				34
#define GCC_GPU_GPLL0_DIV_CLK_SRC			35
#define GCC_GPU_IREF_EN					36
#define GCC_GPU_MEMNOC_GFX_CLK				37
#define GCC_GPU_SNOC_DVM_GFX_CLK			38
#define GCC_PCIE0_PHY_RCHNG_CLK				39
#define GCC_PCIE1_PHY_RCHNG_CLK				40
#define GCC_PCIE_0_AUX_CLK				41
#define GCC_PCIE_0_AUX_CLK_SRC				42
#define GCC_PCIE_0_CFG_AHB_CLK				43
#define GCC_PCIE_0_MSTR_AXI_CLK				44
#define GCC_PCIE_0_PHY_RCHNG_CLK_SRC			45
#define GCC_PCIE_0_PIPE_CLK				46
#define GCC_PCIE_0_PIPE_CLK_SRC				47
#define GCC_PCIE_0_SLV_AXI_CLK				48
#define GCC_PCIE_0_SLV_Q2A_AXI_CLK			49
#define GCC_PCIE_1_AUX_CLK				50
#define GCC_PCIE_1_AUX_CLK_SRC				51
#define GCC_PCIE_1_CFG_AHB_CLK				52
#define GCC_PCIE_1_MSTR_AXI_CLK				53
#define GCC_PCIE_1_PHY_RCHNG_CLK_SRC			54
#define GCC_PCIE_1_PIPE_CLK				55
#define GCC_PCIE_1_PIPE_CLK_SRC				56
#define GCC_PCIE_1_SLV_AXI_CLK				57
#define GCC_PCIE_1_SLV_Q2A_AXI_CLK			58
#define GCC_PCIE_THROTTLE_CORE_CLK			59
#define GCC_PDM2_CLK					60
#define GCC_PDM2_CLK_SRC				61
#define GCC_PDM_AHB_CLK					62
#define GCC_PDM_XO4_CLK					63
#define GCC_QMIP_CAMERA_NRT_AHB_CLK			64
#define GCC_QMIP_CAMERA_RT_AHB_CLK			65
#define GCC_QMIP_DISP_AHB_CLK				66
#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK			67
#define GCC_QUPV3_WRAP0_CORE_2X_CLK			68
#define GCC_QUPV3_WRAP0_CORE_CLK			69
#define GCC_QUPV3_WRAP0_S0_CLK				70
#define GCC_QUPV3_WRAP0_S0_CLK_SRC			71
#define GCC_QUPV3_WRAP0_S1_CLK				72
#define GCC_QUPV3_WRAP0_S1_CLK_SRC			73
#define GCC_QUPV3_WRAP0_S2_CLK				74
#define GCC_QUPV3_WRAP0_S2_CLK_SRC			75
#define GCC_QUPV3_WRAP0_S3_CLK				76
#define GCC_QUPV3_WRAP0_S3_CLK_SRC			77
#define GCC_QUPV3_WRAP0_S4_CLK				78
#define GCC_QUPV3_WRAP0_S4_CLK_SRC			79
#define GCC_QUPV3_WRAP0_S5_CLK				80
#define GCC_QUPV3_WRAP0_S5_CLK_SRC			81
#define GCC_QUPV3_WRAP0_S6_CLK				82
#define GCC_QUPV3_WRAP0_S6_CLK_SRC			83
#define GCC_QUPV3_WRAP0_S7_CLK				84
#define GCC_QUPV3_WRAP0_S7_CLK_SRC			85
#define GCC_QUPV3_WRAP1_CORE_2X_CLK			86
#define GCC_QUPV3_WRAP1_CORE_CLK			87
#define GCC_QUPV3_WRAP1_S0_CLK				88
#define GCC_QUPV3_WRAP1_S0_CLK_SRC			89
#define GCC_QUPV3_WRAP1_S1_CLK				90
#define GCC_QUPV3_WRAP1_S1_CLK_SRC			91
#define GCC_QUPV3_WRAP1_S2_CLK				92
#define GCC_QUPV3_WRAP1_S2_CLK_SRC			93
#define GCC_QUPV3_WRAP1_S3_CLK				94
#define GCC_QUPV3_WRAP1_S3_CLK_SRC			95
#define GCC_QUPV3_WRAP1_S4_CLK				96
#define GCC_QUPV3_WRAP1_S4_CLK_SRC			97
#define GCC_QUPV3_WRAP1_S5_CLK				98
#define GCC_QUPV3_WRAP1_S5_CLK_SRC			99
#define GCC_QUPV3_WRAP1_S6_CLK				100
#define GCC_QUPV3_WRAP1_S6_CLK_SRC			101
#define GCC_QUPV3_WRAP1_S7_CLK				102
#define GCC_QUPV3_WRAP1_S7_CLK_SRC			103
#define GCC_QUPV3_WRAP_0_M_AHB_CLK			104
#define GCC_QUPV3_WRAP_0_S_AHB_CLK			105
#define GCC_QUPV3_WRAP_1_M_AHB_CLK			106
#define GCC_QUPV3_WRAP_1_S_AHB_CLK			107
#define GCC_SDCC1_AHB_CLK				108
#define GCC_SDCC1_APPS_CLK				109
#define GCC_SDCC1_APPS_CLK_SRC				110
#define GCC_SDCC1_ICE_CORE_CLK				111
#define GCC_SDCC1_ICE_CORE_CLK_SRC			112
#define GCC_SDCC2_AHB_CLK				113
#define GCC_SDCC2_APPS_CLK				114
#define GCC_SDCC2_APPS_CLK_SRC				115
#define GCC_SDCC4_AHB_CLK				116
#define GCC_SDCC4_APPS_CLK				117
#define GCC_SDCC4_APPS_CLK_SRC				118
#define GCC_SYS_NOC_CPUSS_AHB_CLK			119
#define GCC_THROTTLE_PCIE_AHB_CLK			120
#define GCC_TITAN_NRT_THROTTLE_CORE_CLK			121
#define GCC_TITAN_RT_THROTTLE_CORE_CLK			122
#define GCC_UFS_1_CLKREF_EN				123
#define GCC_UFS_PHY_AHB_CLK				124
#define GCC_UFS_PHY_AXI_CLK				125
#define GCC_UFS_PHY_AXI_CLK_SRC				126
#define GCC_UFS_PHY_ICE_CORE_CLK			127
#define GCC_UFS_PHY_ICE_CORE_CLK_SRC			128
#define GCC_UFS_PHY_PHY_AUX_CLK				129
#define GCC_UFS_PHY_PHY_AUX_CLK_SRC			130
#define GCC_UFS_PHY_RX_SYMBOL_0_CLK			131
#define GCC_UFS_PHY_RX_SYMBOL_0_CLK_SRC			132
#define GCC_UFS_PHY_RX_SYMBOL_1_CLK			133
#define GCC_UFS_PHY_RX_SYMBOL_1_CLK_SRC			134
#define GCC_UFS_PHY_TX_SYMBOL_0_CLK			135
#define GCC_UFS_PHY_TX_SYMBOL_0_CLK_SRC			136
#define GCC_UFS_PHY_UNIPRO_CORE_CLK			137
#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC			138
#define GCC_USB30_PRIM_MASTER_CLK			139
#define GCC_USB30_PRIM_MASTER_CLK_SRC			140
#define GCC_USB30_PRIM_MOCK_UTMI_CLK			141
#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC		142
#define GCC_USB30_PRIM_MOCK_UTMI_POSTDIV_CLK_SRC	143
#define GCC_USB30_PRIM_SLEEP_CLK			144
#define GCC_USB30_SEC_MASTER_CLK			145
#define GCC_USB30_SEC_MASTER_CLK_SRC			146
#define GCC_USB30_SEC_MOCK_UTMI_CLK			147
#define GCC_USB30_SEC_MOCK_UTMI_CLK_SRC			148
#define GCC_USB30_SEC_MOCK_UTMI_POSTDIV_CLK_SRC		149
#define GCC_USB30_SEC_SLEEP_CLK				150
#define GCC_USB3_PRIM_PHY_AUX_CLK			151
#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC			152
#define GCC_USB3_PRIM_PHY_COM_AUX_CLK			153
#define GCC_USB3_PRIM_PHY_PIPE_CLK			154
#define GCC_USB3_PRIM_PHY_PIPE_CLK_SRC			155
#define GCC_USB3_SEC_PHY_AUX_CLK			156
#define GCC_USB3_SEC_PHY_AUX_CLK_SRC			157
#define GCC_USB3_SEC_PHY_COM_AUX_CLK			158
#define GCC_USB3_SEC_PHY_PIPE_CLK			159
#define GCC_USB3_SEC_PHY_PIPE_CLK_SRC			160
#define GCC_VIDEO_AHB_CLK				161
#define GCC_VIDEO_AXI0_CLK				162
#define GCC_VIDEO_MVP_THROTTLE_CORE_CLK			163
#define GCC_VIDEO_XO_CLK				164
#define GCC_GPLL0_MAIN_DIV_CDIV				165
#define GCC_QSPI_CNOC_PERIPH_AHB_CLK			166
#define GCC_QSPI_CORE_CLK				167
#define GCC_QSPI_CORE_CLK_SRC				168
#define GCC_CFG_NOC_LPASS_CLK				169
#define GCC_MSS_GPLL0_MAIN_DIV_CLK_SRC			170
#define GCC_MSS_CFG_AHB_CLK				171
#define GCC_MSS_OFFLINE_AXI_CLK				172
#define GCC_MSS_SNOC_AXI_CLK				173
#define GCC_MSS_Q6_MEMNOC_AXI_CLK			174
#define GCC_MSS_Q6SS_BOOT_CLK_SRC			175
#define GCC_AGGRE_USB3_SEC_AXI_CLK			176
#define GCC_AGGRE_NOC_PCIE_TBU_CLK			177
#define GCC_AGGRE_NOC_PCIE_CENTER_SF_AXI_CLK		178
#define GCC_PCIE_CLKREF_EN				179
#define GCC_WPSS_AHB_CLK				180
#define GCC_WPSS_AHB_BDG_MST_CLK			181
#define GCC_WPSS_RSCP_CLK				182
#define GCC_EDP_CLKREF_EN				183
#define GCC_SEC_CTRL_CLK_SRC				184

/* GCC power domains */
#define GCC_PCIE_0_GDSC					0
#define GCC_PCIE_1_GDSC					1
#define GCC_UFS_PHY_GDSC				2
#define GCC_USB30_PRIM_GDSC				3
#define GCC_USB30_SEC_GDSC				4
#define HLOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC		5
#define HLOS1_VOTE_MMNOC_MMU_TBU_HF1_GDSC		6
#define HLOS1_VOTE_MMNOC_MMU_TBU_SF0_GDSC		7
#define HLOS1_VOTE_TURING_MMU_TBU0_GDSC			8
#define HLOS1_VOTE_TURING_MMU_TBU1_GDSC			9

/* GCC resets */
#define GCC_PCIE_0_BCR					0
#define GCC_PCIE_0_PHY_BCR				1
#define GCC_PCIE_1_BCR					2
#define GCC_PCIE_1_PHY_BCR				3
#define GCC_QUSB2PHY_PRIM_BCR				4
#define GCC_QUSB2PHY_SEC_BCR				5
#define GCC_SDCC1_BCR					6
#define GCC_SDCC2_BCR					7
#define GCC_SDCC4_BCR					8
#define GCC_UFS_PHY_BCR					9
#define GCC_USB30_PRIM_BCR				10
#define GCC_USB30_SEC_BCR				11
#define GCC_USB3_DP_PHY_PRIM_BCR			12
#define GCC_USB3_PHY_PRIM_BCR				13
#define GCC_USB3PHY_PHY_PRIM_BCR			14
#define GCC_USB_PHY_CFG_AHB2PHY_BCR			15

#endif