Training courses
Kernel and Embedded Linux
Bootlin training courses
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161
/* $NetBSD: r8a7793-clock.h,v 1.1.1.3 2019/01/22 14:57:01 jmcneill Exp $ */ /* SPDX-License-Identifier: GPL-2.0 * * r8a7793 clock definition * * Copyright (C) 2014 Renesas Electronics Corporation */ #ifndef __DT_BINDINGS_CLOCK_R8A7793_H__ #define __DT_BINDINGS_CLOCK_R8A7793_H__ /* CPG */ #define R8A7793_CLK_MAIN 0 #define R8A7793_CLK_PLL0 1 #define R8A7793_CLK_PLL1 2 #define R8A7793_CLK_PLL3 3 #define R8A7793_CLK_LB 4 #define R8A7793_CLK_QSPI 5 #define R8A7793_CLK_SDH 6 #define R8A7793_CLK_SD0 7 #define R8A7793_CLK_Z 8 #define R8A7793_CLK_RCAN 9 #define R8A7793_CLK_ADSP 10 /* MSTP0 */ #define R8A7793_CLK_MSIOF0 0 /* MSTP1 */ #define R8A7793_CLK_VCP0 1 #define R8A7793_CLK_VPC0 3 #define R8A7793_CLK_SSP1 9 #define R8A7793_CLK_TMU1 11 #define R8A7793_CLK_3DG 12 #define R8A7793_CLK_2DDMAC 15 #define R8A7793_CLK_FDP1_1 18 #define R8A7793_CLK_FDP1_0 19 #define R8A7793_CLK_TMU3 21 #define R8A7793_CLK_TMU2 22 #define R8A7793_CLK_CMT0 24 #define R8A7793_CLK_TMU0 25 #define R8A7793_CLK_VSP1_DU1 27 #define R8A7793_CLK_VSP1_DU0 28 #define R8A7793_CLK_VSP1_S 31 /* MSTP2 */ #define R8A7793_CLK_SCIFA2 2 #define R8A7793_CLK_SCIFA1 3 #define R8A7793_CLK_SCIFA0 4 #define R8A7793_CLK_MSIOF2 5 #define R8A7793_CLK_SCIFB0 6 #define R8A7793_CLK_SCIFB1 7 #define R8A7793_CLK_MSIOF1 8 #define R8A7793_CLK_SCIFB2 16 #define R8A7793_CLK_SYS_DMAC1 18 #define R8A7793_CLK_SYS_DMAC0 19 /* MSTP3 */ #define R8A7793_CLK_TPU0 4 #define R8A7793_CLK_SDHI2 11 #define R8A7793_CLK_SDHI1 12 #define R8A7793_CLK_SDHI0 14 #define R8A7793_CLK_MMCIF0 15 #define R8A7793_CLK_IIC0 18 #define R8A7793_CLK_PCIEC 19 #define R8A7793_CLK_IIC1 23 #define R8A7793_CLK_SSUSB 28 #define R8A7793_CLK_CMT1 29 #define R8A7793_CLK_USBDMAC0 30 #define R8A7793_CLK_USBDMAC1 31 /* MSTP4 */ #define R8A7793_CLK_IRQC 7 #define R8A7793_CLK_INTC_SYS 8 /* MSTP5 */ #define R8A7793_CLK_AUDIO_DMAC1 1 #define R8A7793_CLK_AUDIO_DMAC0 2 #define R8A7793_CLK_ADSP_MOD 6 #define R8A7793_CLK_THERMAL 22 #define R8A7793_CLK_PWM 23 /* MSTP7 */ #define R8A7793_CLK_EHCI 3 #define R8A7793_CLK_HSUSB 4 #define R8A7793_CLK_HSCIF2 13 #define R8A7793_CLK_SCIF5 14 #define R8A7793_CLK_SCIF4 15 #define R8A7793_CLK_HSCIF1 16 #define R8A7793_CLK_HSCIF0 17 #define R8A7793_CLK_SCIF3 18 #define R8A7793_CLK_SCIF2 19 #define R8A7793_CLK_SCIF1 20 #define R8A7793_CLK_SCIF0 21 #define R8A7793_CLK_DU1 23 #define R8A7793_CLK_DU0 24 #define R8A7793_CLK_LVDS0 26 /* MSTP8 */ #define R8A7793_CLK_IPMMU_SGX 0 #define R8A7793_CLK_VIN2 9 #define R8A7793_CLK_VIN1 10 #define R8A7793_CLK_VIN0 11 #define R8A7793_CLK_ETHER 13 #define R8A7793_CLK_SATA1 14 #define R8A7793_CLK_SATA0 15 /* MSTP9 */ #define R8A7793_CLK_GPIO7 4 #define R8A7793_CLK_GPIO6 5 #define R8A7793_CLK_GPIO5 7 #define R8A7793_CLK_GPIO4 8 #define R8A7793_CLK_GPIO3 9 #define R8A7793_CLK_GPIO2 10 #define R8A7793_CLK_GPIO1 11 #define R8A7793_CLK_GPIO0 12 #define R8A7793_CLK_RCAN1 15 #define R8A7793_CLK_RCAN0 16 #define R8A7793_CLK_QSPI_MOD 17 #define R8A7793_CLK_I2C5 25 #define R8A7793_CLK_IICDVFS 26 #define R8A7793_CLK_I2C4 27 #define R8A7793_CLK_I2C3 28 #define R8A7793_CLK_I2C2 29 #define R8A7793_CLK_I2C1 30 #define R8A7793_CLK_I2C0 31 /* MSTP10 */ #define R8A7793_CLK_SSI_ALL 5 #define R8A7793_CLK_SSI9 6 #define R8A7793_CLK_SSI8 7 #define R8A7793_CLK_SSI7 8 #define R8A7793_CLK_SSI6 9 #define R8A7793_CLK_SSI5 10 #define R8A7793_CLK_SSI4 11 #define R8A7793_CLK_SSI3 12 #define R8A7793_CLK_SSI2 13 #define R8A7793_CLK_SSI1 14 #define R8A7793_CLK_SSI0 15 #define R8A7793_CLK_SCU_ALL 17 #define R8A7793_CLK_SCU_DVC1 18 #define R8A7793_CLK_SCU_DVC0 19 #define R8A7793_CLK_SCU_CTU1_MIX1 20 #define R8A7793_CLK_SCU_CTU0_MIX0 21 #define R8A7793_CLK_SCU_SRC9 22 #define R8A7793_CLK_SCU_SRC8 23 #define R8A7793_CLK_SCU_SRC7 24 #define R8A7793_CLK_SCU_SRC6 25 #define R8A7793_CLK_SCU_SRC5 26 #define R8A7793_CLK_SCU_SRC4 27 #define R8A7793_CLK_SCU_SRC3 28 #define R8A7793_CLK_SCU_SRC2 29 #define R8A7793_CLK_SCU_SRC1 30 #define R8A7793_CLK_SCU_SRC0 31 /* MSTP11 */ #define R8A7793_CLK_SCIFA3 6 #define R8A7793_CLK_SCIFA4 7 #define R8A7793_CLK_SCIFA5 8 #endif /* __DT_BINDINGS_CLOCK_R8A7793_H__ */