Training courses

Kernel and Embedded Linux

Bootlin training courses

Embedded Linux, kernel,
Yocto Project, Buildroot, real-time,
graphics, boot time, debugging...

Bootlin logo

Elixir Cross Referencer

Open Menu /external/gpl3/gdb/dist/sim/testsuite/sim/bfin/c_dsp32shift_rot.s 
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
//Original:/proj/frio/dv/testcases/core/c_dsp32shift_rot/c_dsp32shift_rot.dsp
// Spec Reference: dsp32shift rot
# mach: bfin

.include "testutils.inc"
	start


	R0 = 0;
	ASTAT = R0;

	imm32 r0, 0x01230001;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R1 = ROT R0 BY R0.L;
	R2 = ROT R1 BY R0.L;
	R3 = ROT R2 BY R0.L;
	R4 = ROT R3 BY R0.L;
	R5 = ROT R4 BY R0.L;
	R6 = ROT R5 BY R0.L;
	R7 = ROT R6 BY R0.L;
	R0 = ROT R7 BY R0.L;
	CHECKREG r1, 0x02460002;
	CHECKREG r0, 0x23000100;
	CHECKREG r2, 0x048C0004;
	CHECKREG r3, 0x09180008;
	CHECKREG r4, 0x12300010;
	CHECKREG r5, 0x24600020;
	CHECKREG r6, 0x48C00040;
	CHECKREG r7, 0x91800080;

	imm32 r0, 0x01230001;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R1.L = 15;
	R2 = ROT R0 BY R1.L;
	R3 = ROT R1 BY R1.L;
	R4 = ROT R2 BY R1.L;
	R5 = ROT R3 BY R1.L;
	R6 = ROT R4 BY R1.L;
	R7 = ROT R5 BY R1.L;
	R0 = ROT R6 BY R1.L;
	R1 = ROT R7 BY R1.L;
	CHECKREG r0, 0x2C04C400;
	CHECKREG r1, 0x5C489000;
	CHECKREG r2, 0x8000C048;
	CHECKREG r3, 0x0007C48D;
	CHECKREG r4, 0x60242000;
	CHECKREG r5, 0xE2468001;
	CHECKREG r6, 0x10005809;
	CHECKREG r7, 0x4000B891;

	imm32 r0, 0x01230002;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R2 = 16;
	R3 = ROT R0 BY R2.L;
	R4 = ROT R1 BY R2.L;
	R5 = ROT R2 BY R2.L;
	R6 = ROT R3 BY R2.L;
	R7 = ROT R4 BY R2.L;
	R0 = ROT R5 BY R2.L;
	R1 = ROT R6 BY R2.L;
	R2 = ROT R7 BY R2.L;
	CHECKREG r0, 0x00000008;
	CHECKREG r1, 0x00010048;
	CHECKREG r2, 0x2B3CC48D;
	CHECKREG r3, 0x00020091;
	CHECKREG r4, 0x5678891A;
	CHECKREG r5, 0x00100000;
	CHECKREG r6, 0x00910001;
	CHECKREG r7, 0x891A2B3C;

	imm32 r0, 0x01230003;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R3.L = 31;
	R4 = ROT R0 BY R3.L;
	R5 = ROT R1 BY R3.L;
	R6 = ROT R2 BY R3.L;
	R7 = ROT R3 BY R3.L;
	R0 = ROT R4 BY R3.L;
	R1 = ROT R5 BY R3.L;
	R2 = ROT R6 BY R3.L;
	R3 = ROT R7 BY R3.L;
	CHECKREG r0, 0x60123000;
	CHECKREG r1, 0x11234567;
	CHECKREG r2, 0x62345678;
	CHECKREG r3, 0xE3456001;
	CHECKREG r4, 0x8048C000;
	CHECKREG r5, 0x448D159E;
	CHECKREG r6, 0x88D159E2;
	CHECKREG r7, 0x8D158007;

	imm32 r0, 0x01230004;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R4.L = -1;
	R0 = ROT R0 BY R4.L;
	R1 = ROT R1 BY R4.L;
	R2 = ROT R2 BY R4.L;
	R3 = ROT R3 BY R4.L;
	R4 = ROT R4 BY R4.L;
	R5 = ROT R5 BY R4.L;
	R6 = ROT R6 BY R4.L;
	R7 = ROT R7 BY R4.L;
	CHECKREG r0, 0x80918002;
	CHECKREG r1, 0x091A2B3C;
	CHECKREG r2, 0x11A2B3C4;
	CHECKREG r3, 0x9A2B3C4D;
	CHECKREG r4, 0x22B3FFFF;
	CHECKREG r5, 0xAB3C4D5E;
	CHECKREG r6, 0x33C4D5E6;
	CHECKREG r7, 0xBC4D5E6F;

	imm32 r0, 0x01230005;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R5.L = -15;
	R6 = ROT R0 BY R5.L;
	R7 = ROT R1 BY R5.L;
	R0 = ROT R2 BY R5.L;
	R1 = ROT R3 BY R5.L;
	R2 = ROT R4 BY R5.L;
	R3 = ROT R5 BY R5.L;
	R4 = ROT R6 BY R5.L;
	R5 = ROT R7 BY R5.L;
	CHECKREG r0, 0x9E26468A;
	CHECKREG r1, 0xE26A68AC;
	CHECKREG r2, 0x26AE8ACF;
	CHECKREG r3, 0xFFC4ACF1;
	CHECKREG r4, 0x091A0028;
	CHECKREG r5, 0x91A0B3C0;
	CHECKREG r6, 0x00140246;
	CHECKREG r7, 0x59E02468;

	imm32 r0, 0x01230006;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R6.L = -16;
	R7 = ROT R0 BY R6.L;
	R0 = ROT R1 BY R6.L;
	R1 = ROT R2 BY R6.L;
	R2 = ROT R3 BY R6.L;
	R3 = ROT R4 BY R6.L;
	R4 = ROT R5 BY R6.L;
	R5 = ROT R6 BY R6.L;
	R6 = ROT R7 BY R6.L;
	CHECKREG r0, 0xACF01234;
	CHECKREG r1, 0xCF122345;
	CHECKREG r2, 0xF1343456;
	CHECKREG r3, 0x13564567;
	CHECKREG r4, 0x35795678;
	CHECKREG r5, 0xFFE16789;
	CHECKREG r6, 0x0247000C;
	CHECKREG r7, 0x000C0123;

	imm32 r0, 0x01230007;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R7.L = -27;
	R0 = ROT R0 BY R7.L;
	R1 = ROT R1 BY R7.L;
	R2 = ROT R2 BY R7.L;
	R3 = ROT R3 BY R7.L;
	R4 = ROT R4 BY R7.L;
	R5 = ROT R5 BY R7.L;
	R6 = ROT R6 BY R7.L;
	R7 = ROT R7 BY R7.L;
	CHECKREG r0, 0x48C001C0;
	CHECKREG r1, 0x8D159E02;
	CHECKREG r2, 0xD159E244;
	CHECKREG r3, 0x159E2686;
	CHECKREG r4, 0x59E26AE8;
	CHECKREG r5, 0x9E26AF2A;
	CHECKREG r6, 0xE26AF36C;
	CHECKREG r7, 0x26BFF96F;

	imm32 r0, 0x01230008;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R0.L = 7;
//r0  = rot   (r0 by rl0);
	R1 = ROT R1 BY R0.L;
	R2 = ROT R2 BY R0.L;
	R3 = ROT R3 BY R0.L;
	R4 = ROT R4 BY R0.L;
	R5 = ROT R5 BY R0.L;
	R6 = ROT R6 BY R0.L;
	R7 = ROT R7 BY R0.L;
	CHECKREG r0, 0x01230007;
	CHECKREG r1, 0x1A2B3C04;
	CHECKREG r2, 0xA2B3C4C8;
	CHECKREG r3, 0x2B3C4D4D;
	CHECKREG r4, 0xB3C4D591;
	CHECKREG r5, 0x3C4D5E15;
	CHECKREG r6, 0xC4D5E6D9;
	CHECKREG r7, 0x4D5E6F5E;

	imm32 r0, 0x01230009;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R1.L = 16;
	R0 = ROT R0 BY R1.L;
//r1  = rot   (r1 by rl1);
	R2 = ROT R2 BY R1.L;
	R3 = ROT R3 BY R1.L;
	R4 = ROT R4 BY R1.L;
	R5 = ROT R5 BY R1.L;
	R6 = ROT R6 BY R1.L;
	R7 = ROT R7 BY R1.L;
	CHECKREG r0, 0x00090091;
	CHECKREG r1, 0x12340010;
	CHECKREG r2, 0x678991A2;
	CHECKREG r3, 0x789A9A2B;
	CHECKREG r4, 0x89AB22B3;
	CHECKREG r5, 0x9ABCAB3C;
	CHECKREG r6, 0xABCD33C4;
	CHECKREG r7, 0xBCDEBC4D;

	imm32 r0, 0x0123000a;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R2.L = 30;
	R0 = ROT R0 BY R2.L;
	R1 = ROT R1 BY R2.L;
//r2  = rot   (r2 by rl2);
	R3 = ROT R3 BY R2.L;
	R4 = ROT R4 BY R2.L;
	R5 = ROT R5 BY R2.L;
	R6 = ROT R6 BY R2.L;
	R7 = ROT R7 BY R2.L;
	CHECKREG r0, 0x80246001;
	CHECKREG r1, 0x02468ACF;
	CHECKREG r2, 0x2345001E;
	CHECKREG r3, 0x868ACF13;
	CHECKREG r4, 0xC8ACF135;
	CHECKREG r5, 0x0ACF1357;
	CHECKREG r6, 0x6CF13579;
	CHECKREG r7, 0xAF13579B;

	imm32 r0, 0x0123000b;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R3.L = 31;
	R0 = ROT R0 BY R3.L;
	R1 = ROT R1 BY R3.L;
	R2 = ROT R2 BY R3.L;
//r3  = rot   (r3 by rl3);
	R4 = ROT R4 BY R3.L;
	R5 = ROT R5 BY R3.L;
	R6 = ROT R6 BY R3.L;
	R7 = ROT R7 BY R3.L;
	CHECKREG r0, 0xC048C002;
	CHECKREG r1, 0x448D159E;
	CHECKREG r2, 0x88D159E2;
	CHECKREG r3, 0x3456001F;
	CHECKREG r4, 0x9159E26A;
	CHECKREG r5, 0x559E26AF;
	CHECKREG r6, 0x99E26AF3;
	CHECKREG r7, 0x1E26AF37;

	imm32 r0, 0x0123000c;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R4.L = -2;
	R0 = ROT R0 BY R4.L;
	R1 = ROT R1 BY R4.L;
	R2 = ROT R2 BY R4.L;
	R3 = ROT R3 BY R4.L;
//r4  = rot   (r4 by rl4);
	R5 = ROT R5 BY R4.L;
	R6 = ROT R6 BY R4.L;
	R7 = ROT R7 BY R4.L;
	CHECKREG r0, 0x4048C003;
	CHECKREG r1, 0x048D159E;
	CHECKREG r2, 0x88D159E2;
	CHECKREG r3, 0x0D159E26;
	CHECKREG r4, 0x4567FFFE;
	CHECKREG r5, 0x559E26AF;
	CHECKREG r6, 0x99E26AF3;
	CHECKREG r7, 0x1E26AF37;

	imm32 r0, 0x0123000d;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R5.L = -17;
	R0 = ROT R0 BY R5.L;
	R1 = ROT R1 BY R5.L;
	R2 = ROT R2 BY R5.L;
	R3 = ROT R3 BY R5.L;
	R4 = ROT R4 BY R5.L;
//r5  = rot   (r5 by rl5);
	R6 = ROT R6 BY R5.L;
	R7 = ROT R7 BY R5.L;
	CHECKREG r0, 0x000D8091;
	CHECKREG r1, 0x5678891A;
	CHECKREG r2, 0x678911A2;
	CHECKREG r3, 0x789A9A2B;
	CHECKREG r4, 0x89AB22B3;
	CHECKREG r5, 0x5678FFEF;
	CHECKREG r6, 0xABCDB3C4;
	CHECKREG r7, 0xBCDEBC4D;

	imm32 r0, 0x0123000e;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R6.L = -30;
	R0 = ROT R0 BY R6.L;
	R1 = ROT R1 BY R6.L;
	R2 = ROT R2 BY R6.L;
	R3 = ROT R3 BY R6.L;
	R4 = ROT R4 BY R6.L;
	R5 = ROT R5 BY R6.L;
//r6  = rot   (r6 by rl6);
	R7 = ROT R7 BY R6.L;
	CHECKREG r0, 0x09180070;
	CHECKREG r1, 0x91A2B3C0;
	CHECKREG r2, 0x1A2B3C48;
	CHECKREG r3, 0xA2B3C4D4;
	CHECKREG r4, 0x2B3C4D5D;
	CHECKREG r5, 0xB3C4D5E1;
	CHECKREG r6, 0x6789FFE2;
	CHECKREG r7, 0xC4D5E6F1;

	imm32 r0, 0x0123000f;
	imm32 r1, 0x12345678;
	imm32 r2, 0x23456789;
	imm32 r3, 0x3456789a;
	imm32 r4, 0x456789ab;
	imm32 r5, 0x56789abc;
	imm32 r6, 0x6789abcd;
	imm32 r7, 0x789abcde;
	R7.L = -31;
	R0 = ROT R0 BY R7.L;
	R1 = ROT R1 BY R7.L;
	R2 = ROT R2 BY R7.L;
	R3 = ROT R3 BY R7.L;
	R4 = ROT R4 BY R7.L;
	R5 = ROT R5 BY R7.L;
	R6 = ROT R6 BY R7.L;
	R7 = ROT R7 BY R7.L;
	CHECKREG r0, 0x048C003E;
	CHECKREG r1, 0x48D159E0;
	CHECKREG r2, 0x8D159E24;
	CHECKREG r3, 0xD159E268;
	CHECKREG r4, 0x159E26AC;
	CHECKREG r5, 0x59E26AF2;
	CHECKREG r6, 0x9E26AF36;
	CHECKREG r7, 0xE26BFF86;

	pass