Training courses

Kernel and Embedded Linux

Bootlin training courses

Embedded Linux, kernel,
Yocto Project, Buildroot, real-time,
graphics, boot time, debugging...

Bootlin logo

Elixir Cross Referencer

Open Menu /external/gpl3/gcc/dist/libgcc/config/nds32/isr-library/save_all.inc 
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
/* c-isr library stuff of Andes NDS32 cpu for GNU compiler
   Copyright (C) 2012-2017 Free Software Foundation, Inc.
   Contributed by Andes Technology Corporation.

   This file is part of GCC.

   GCC is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published
   by the Free Software Foundation; either version 3, or (at your
   option) any later version.

   GCC is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.

   Under Section 7 of GPL version 3, you are granted additional
   permissions described in the GCC Runtime Library Exception, version
   3.1, as published by the Free Software Foundation.

   You should have received a copy of the GNU General Public License and
   a copy of the GCC Runtime Library Exception along with this program;
   see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
   <http://www.gnu.org/licenses/>.  */

.macro SAVE_ALL_4B
#ifdef __NDS32_REDUCED_REGS__
	smw.adm $r15, [$sp], $r15, #0xf
	smw.adm $r0, [$sp], $r10, #0x0
#else /* not __NDS32_REDUCED_REGS__ */
	smw.adm $r0, [$sp], $r27, #0xf
#endif /* not __NDS32_REDUCED_REGS__ */
#ifdef NDS32_EXT_IFC
	mfusr   $r1, $IFC_LP
	smw.adm $r1, [$sp], $r2, #0x0	/* Save extra $r2 to keep
					   stack 8-byte alignment.  */
#endif
	SAVE_MAC_REGS
	SAVE_FPU_REGS
	mfsr	$r1, $IPC	/* Get IPC.  */
	mfsr	$r2, $IPSW	/* Get IPSW.  */
	smw.adm	$r1, [$sp], $r2, #0x0	/* Push IPC, IPSW.  */
	move	$r1, $sp	/* $r1 is ptr to NDS32_CONTEXT.  */
	mfsr	$r0, $ITYPE	/* Get VID to $r0.  */
	srli	$r0, $r0, #5
#ifdef __NDS32_ISA_V2__
	andi	$r0, $r0, #127
#else
	fexti33	$r0, #6
#endif
.endm

.macro SAVE_ALL
/* SAVE_REG_TBL code has been moved to
   vector table generated by compiler.  */
#ifdef NDS32_EXT_IFC
	mfusr   $r1, $IFC_LP
	smw.adm $r1, [$sp], $r2, #0x0	/* Save extra $r2 to keep
					   stack 8-byte alignment.  */
#endif
	SAVE_MAC_REGS
	SAVE_FPU_REGS
	mfsr	$r1, $IPC	/* Get IPC.  */
	mfsr	$r2, $IPSW	/* Get IPSW.  */
	smw.adm	$r1, [$sp], $r2, #0x0	/* Push IPC, IPSW.  */
	move	$r1, $sp	/* $r1 is ptr to NDS32_CONTEXT.  */
.endm