Training courses

Kernel and Embedded Linux

Bootlin training courses

Embedded Linux, kernel,
Yocto Project, Buildroot, real-time,
graphics, boot time, debugging...

Bootlin logo

Elixir Cross Referencer

Open Menu /external/gpl3/gdb/dist/sim/testsuite/sim/bfin/a11.S 
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
//  Test ALU   RND RND12 RND20
# mach: bfin

#include "test.h"
.include "testutils.inc"
	start


	R7 = 0;
	ASTAT = R7;

//    7ffffff0
// +  00008000
// -> 7fff0000
	R0 = 0xfff0 (Z);
	R0.H = 0x7fff;
	R7.L = R0 (RND);
	R0 = ASTAT;
	CHECKREG R7, 0x7fff;
	CHECKREG R0, (_VS|_V|_V_COPY);

//    7ffffff0
// +  00008000
// -> 7fff0000
	R0.L = 0xfff0;
	R0.H = 0x7fff;
	R7.H = R0 (RND);
	R0 = ASTAT;
	CHECKREG R7, 0x7fff7fff;
	CHECKREG R0, (_VS|_V|_V_COPY);

//    7ff0fff0
// +  00008000
// -> 7ff10000
	R0.L = 0xfff0;
	R0.H = 0x7ff0;
	R7.L = R0 (RND);
	R0 = ASTAT;
	CHECKREG R7, 0x7fff7ff1
	CHECKREG R0, (_VS);

//    7ff0fff0
// +  00008000
// -> 7ff10000
// 7ff0fff0
// +   8000
// -> 7ff1
	R0.L = 0xfff0;
	R0.H = 0x7ff0;
	R7.H = R0 (RND);
	R0 = ASTAT;
	CHECKREG R7, 0x7ff17ff1
	CHECKREG R0, (_VS);

//    fffffff0
// +  00008000
// -> 00000000
	R0.L = 0xfff0;
	R0.H = 0xffff;
	R7.L = R0 (RND);
	R0 = ASTAT;
	CHECKREG R7, 0x7ff10000;
	CHECKREG R0, (_VS|_AZ);

//    fffffff0
// +  00008000
// -> 00000000
	R0.L = 0xfff0;
	R0.H = 0xffff;
	R7.H = R0 (RND);
	R0 = ASTAT;
	DBGA ( R7.H , 0 );
	CHECKREG R0, (_VS|_AZ);

//    00fffff0
// +  00008000
// -> 0100
	R0.L = 0xfff0;
	R0.H = 0x00ff;
	R7.L = R0 (RND);
	R0 = ASTAT;
	DBGA ( R7.L , 0x0100 );
	CHECKREG R0, (_VS);

// RND12

//    07ffe000
// +  00000000
// =  07ffe000
// +  00000800
// ->  7ffe
	R0.L = 0xe000;
	R0.H = 0x07ff;
	R1 = 0x0000 (Z);
	R1.H = 0x0000;
	R7.L = R0 + R1 (RND12);
	R0 = ASTAT;
	DBGA ( R7.L , 0x7ffe );
	CHECKREG R0, (_VS);

//    07ffff00
// +  00000000
// =  07ffff00
// +  00000800
// ->  7fff
	R0.L = 0xff00;
	R0.H = 0x07ff;
	R1.L = 0x0000;
	R1.H = 0x0000;
	R7.L = R0 + R1 (RND12);
	R0 = ASTAT;
	DBGA ( R7.L , 0x7fff );
	CHECKREG R0, (_VS|_V|_V_COPY);

//    07fffc00
// +  00000f00
// =  08000b00
// +  00000800
// ->  7fff
	R0.L = 0xfc00;
	R0.H = 0x07ff;
	R1.L = 0x0f00;
	R1.H = 0x0000;
	R7.L = R0 + R1 (RND12);
	R0 = ASTAT;
	DBGA ( R7.L , 0x7fff );
	CHECKREG R0, (_VS|_V|_V_COPY);

//    07ff c000
// +  0000 1000
// =  07ff d000
// +  0000 0800
// ->  7ff d
	R0.L = 0xc000;
	R0.H = 0x07ff;
	R1.L = 0x1000;
	R1.H = 0x0000;
	_DBG ASTAT;
	R7.L = R0 + R1 (RND12);
	_DBG ASTAT;
	R0 = ASTAT;
	_DBG R0;
	DBGA ( R7.L , 0x7ffd );
	CHECKREG R0, (_VS);

//    ffff ffea
// +  07ff fe00
// = 107ff fdea
// +  0000 0800
// ->  7ff f
	R0.L = 0xffea;
	R0.H = 0xffff;
	R1.L = 0xfe00;
	R1.H = 0x07ff;
	_DBG ASTAT;
	R7.L = R0 + R1 (RND12);
	_DBG ASTAT;
	R0 = ASTAT;
	_DBG R0;
	DBGA ( R7.L , 0x7fff );
	CHECKREG R0, (_VS|_V|_V_COPY);

// Small negative plus small negative should give zero
//    ffff ffff
// +  ffff ffff
// +  0000 0800
// ->  000 0
	R0.L = 0xffff;
	R0.H = 0xffff;
	R1.L = 0xffff;
	R1.H = 0xffff;
	_DBG ASTAT;
	R7.L = R0 + R1 (RND12);
	R0 = ASTAT;
	_DBG R0;
	DBGA ( R7.L , 0x0000 );
	CHECKREG R0, (_VS|_AZ);

// Small negative minus small positive should give zero
//    ffff ffff
// +  0000 0001
// -  0000 0800
// ->  000 0
	R0.L = 0xffff;
	R0.H = 0xffff;
	R1.L = 0x0001;
	R1.H = 0x0000;
	R7.L = R0 - R1 (RND12);
	R0 = ASTAT;
	DBGA ( R7.L , 0x0000 );
	CHECKREG R0, (_VS|_AZ);

// Large positive plus large positive should give maxpos
//    07ff ffff
// +  07ff ffff
// +  0000 0800
// ->  7ff f
	R0.L = 0xffff;
	R0.H = 0x07ff;
	R1.L = 0xffff;
	R1.H = 0x07ff;
	R7.L = R0 + R1 (RND12);
	R0 = ASTAT;
	DBGA ( R7.L , 0x7fff );
	CHECKREG R0, (_VS|_V|_V_COPY);

// Large negative plus large negative should give maxneg
//    0800 0000
// +  0800 0000
// +  0000 0800
// ->  800 0
	R0.L = 0x0000;
	R0.H = 0x0800;
	R1.L = 0x0000;
	R1.H = 0x0800;
	R7.L = R0 + R1 (RND12);
	R0 = ASTAT;
	DBGA ( R7.L , 0x7fff );
	CHECKREG R0, (_VS|_V|_V_COPY);

// Large positive minus large negative should give maxpos
//    07ff ffff
// -  0800 0000
// +  0000 0800
// ->  800 0
	R0.L = 0xffff;
	R0.H = 0x07ff;
	R1.L = 0x0000;
	R1.H = 0x0800;
	R7.L = R0 - R1 (RND12);
	R0 = ASTAT;
	_DBG ASTAT;
	DBGA ( R7.L , 0x0 );
	CHECKREG R0, (_VS|_AZ);

// Large negative minus large positive should give maxneg
//    0800 0000
// -  07ff ffff
// +  0000 0800
// ->  800 0
	R0.L = 0x0000;
	R0.H = 0x0800;
	R1.L = 0xffff;
	R1.H = 0x07ff;
	R7.L = R0 - R1 (RND12);
	R0 = ASTAT;
	_DBG ASTAT;
	DBGA ( R7.L , 0x0000 );
	CHECKREG R0, (_VS|_AZ);

//    cef4 3ed6
// -  56f4 417a
// +  0000 0800
// ->  800 0
	R0.L = 0x3ed6;
	R0.H = 0xcef4;
	R1.L = 0x417a;
	R1.H = 0x56f4;
	R7.L = R0 - R1 (RND12);
	R0 = ASTAT;
	DBGA ( R7.L , 0x8000 );
	CHECKREG R0, (_VS|_V|_V_COPY|_AN);

// RND20

//    00ff 0000
// +  0000 0000
// +  0008 0000
// ->0010
	R0.L = 0x0000;
	R0.H = 0x00ff;
	R1.L = 0x0000;
	R1.H = 0x0000;
	R7.L = R0 + R1 (RND20);
	R0 = ASTAT;
	DBGA ( R7.L , 0x0010 );
	CHECKREG R0, (_VS);

//    00f0 0000
// +  000f 0000
// +  0008 0000
// ->0010
	R0.L = 0x0000;
	R0.H = 0x00f0;
	R1.L = 0x0000;
	R1.H = 0x000f;
	R7.L = R0 + R1 (RND20);
	R0 = ASTAT;
	DBGA ( R7.L , 0x0010 );
	CHECKREG R0, (_VS);

//    7ff0 0000
// +  0000 0000
// +  0008 0000
// ->07ff
	R0.L = 0x0000;
	R0.H = 0x7ff0;
	R1.L = 0x0000;
	R1.H = 0x0000;
	R7.L = R0 + R1 (RND20);
	R0 = ASTAT;
	DBGA ( R7.L , 0x07ff );
	CHECKREG R0, (_VS);

//    7fff 0000
// +  0000 0000
// +  0008 0000
// ->0800
	R0.L = 0x0000;
	R0.H = 0x7fff;
	R1.L = 0x0000;
	R1.H = 0x0000;
	R7.L = R0 + R1 (RND20);
	R0 = ASTAT;
	DBGA ( R7.L , 0x0800 );
	CHECKREG R0, (_VS);

//    ffff 0000
// +  0000 0000
// +  0008 0000
// ->0000
	R0.L = 0x0000;
	R0.H = 0xffff;
	R1.L = 0x0000;
	R1.H = 0x0000;
	R7.L = R0 + R1 (RND20);
	R0 = ASTAT;
	DBGA ( R7.L , 0x0000 );
	DBGA ( R0.H , 0x0200 );
	DBGA ( R0.L , 0x0001 );

//    ff00 0000
// +  0010 0000
// +  0008 0000
// ->fff1
	R0.L = 0x0000;
	R0.H = 0xff00;
	R1.L = 0x0000;
	R1.H = 0x0010;
	R7.L = R0 + R1 (RND20);
	R0 = ASTAT;
	DBGA ( R7.L , 0xfff1 );
	CHECKREG R0, (_VS|_AN);

//    ff00 0000
// +  0018 0000
// +  0008 0000
// ->fff2
	R0.L = 0x0000;
	R0.H = 0xff00;
	R1.L = 0x0000;
	R1.H = 0x0018;
	R7.L = R0 + R1 (RND20);
	R0 = ASTAT;
	DBGA ( R7.L , 0xfff2 );
	CHECKREG R0, (_VS|_AN);

// Small negative plus small negative should give zero
//    ffff ffff
// +  ffff ffff
// +  0008 0000
// ->0000
	R0.L = 0xffff;
	R0.H = 0xffff;
	R1.L = 0xffff;
	R1.H = 0xffff;
	R7.L = R0 + R1 (RND20);
	R0 = ASTAT;
	DBGA ( R7.L , 0x0000 );
	CHECKREG R0, (_VS|_AZ);

// Small negative minus small positive should give zero
//    ffff ffff
// +  0000 0010
// +  0008 0000
// ->0000
	R0.L = 0xffff;
	R0.H = 0xffff;
	R1.L = 0x0010;
	R1.H = 0x0000;
	R7.L = R0 - R1 (RND20);
	R0 = ASTAT;
	DBGA ( R7.L , 0x0000 );
	CHECKREG R0, (_VS|_AZ);

	pass