Defined in 6 files as a typedef:
- external/bsd/llvm/dist/clang/test/CodeGen/builtins-mips.c, line 12 (as a typedef)
- external/bsd/llvm/dist/clang/test/CodeGen/ppc64-vector.c, line 3 (as a typedef)
- external/bsd/llvm/dist/clang/test/CodeGen/systemz-abi-vector.c, line 22 (as a typedef)
- external/bsd/llvm/dist/clang/test/CodeGen/x86_32-arguments-darwin.c, line 217 (as a typedef)
- external/bsd/llvm/dist/clang/test/Sema/vector-gcc-compat.c, line 7 (as a typedef)
- external/bsd/llvm/dist/clang/test/Sema/vector-gcc-compat.cpp, line 9 (as a typedef)
Defined in 1 files as a enumerator:
Referenced in 24 files:
- external/bsd/llvm/dist/clang/test/CodeGen/builtins-mips.c
- external/bsd/llvm/dist/clang/test/CodeGen/ppc64-vector.c
- external/bsd/llvm/dist/clang/test/CodeGen/systemz-abi-vector.c
- external/bsd/llvm/dist/clang/test/CodeGen/x86_32-arguments-darwin.c
- external/bsd/llvm/dist/clang/test/Sema/vector-gcc-compat.c
- external/bsd/llvm/dist/clang/test/Sema/vector-gcc-compat.cpp
- external/bsd/llvm/dist/llvm/include/llvm/Support/MachineValueType.h
- external/bsd/llvm/dist/llvm/lib/CodeGen/ValueTypes.cpp
- external/bsd/llvm/dist/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
- external/bsd/llvm/dist/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp
- external/bsd/llvm/dist/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp
- external/bsd/llvm/dist/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp
- external/bsd/llvm/dist/llvm/lib/Target/AMDGPU/SIISelLowering.cpp
- line 145
- line 166
- line 203
- line 210
- line 218
- line 297
- line 302
- line 477
- line 501
- line 504
- line 507
- line 508
- line 512
- line 513
- line 517
- line 518
- line 519
- line 520
- line 521
- line 522
- line 544
- line 555
- line 556
- line 557
- line 558
- line 559
- line 560
- line 561
- line 562
- line 563
- line 564
- line 573
- line 601
- line 602
- line 607
- line 3703
- line 4161
- line 4162
- line 4166
- line 4275
- line 7212
- line 7217
- line 7816
- external/bsd/llvm/dist/llvm/lib/Target/ARM/ARMISelLowering.cpp
- external/bsd/llvm/dist/llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp
- external/bsd/llvm/dist/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp
- external/bsd/llvm/dist/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp
- external/bsd/llvm/dist/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp, line 2598
- external/bsd/llvm/dist/llvm/lib/Target/Mips/MipsSEISelLowering.cpp
- external/bsd/llvm/dist/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
- external/bsd/llvm/dist/llvm/lib/Target/PowerPC/PPCISelLowering.cpp, line 771
- external/bsd/llvm/dist/llvm/lib/Target/X86/X86ISelLowering.cpp
- external/bsd/llvm/dist/llvm/lib/Target/X86/X86TargetTransformInfo.cpp, line 1221
- external/bsd/llvm/dist/llvm/utils/TableGen/CodeGenTarget.cpp, line 99