Defined in 1 files as a function:

• external/bsd/llvm/dist/llvm/include/llvm/CodeGen/MachineInstr.h, line 965 (as a function)

Referenced in 34 files:

• external/bsd/llvm/dist/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp, line 725
• external/bsd/llvm/dist/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp, line 370
• external/bsd/llvm/dist/llvm/lib/CodeGen/MachinePipeliner.cpp
  • line 3037
  • line 3052
• external/bsd/llvm/dist/llvm/lib/CodeGen/PHIElimination.cpp
  • line 444
  • line 458
  • line 466
  • line 504
  • line 518
  • line 526
• external/bsd/llvm/dist/llvm/lib/CodeGen/RegisterCoalescer.cpp, line 1923
• external/bsd/llvm/dist/llvm/lib/CodeGen/RegisterScavenging.cpp
  • line 630
  • line 649
• external/bsd/llvm/dist/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp, line 1103
• external/bsd/llvm/dist/llvm/lib/CodeGen/TargetSchedule.cpp, line 307
• external/bsd/llvm/dist/llvm/lib/Target/AArch64/AArch64CondBrTuning.cpp
  • line 201
  • line 260
• external/bsd/llvm/dist/llvm/lib/Target/AArch64/AArch64ConditionOptimizer.cpp, line 165
• external/bsd/llvm/dist/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp, line 304
• external/bsd/llvm/dist/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
  • line 1291
  • line 1549
  • line 5199
  • line 5205
• external/bsd/llvm/dist/llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp, line 229
• external/bsd/llvm/dist/llvm/lib/Target/AMDGPU/SIFixVGPRCopies.cpp, line 59
• external/bsd/llvm/dist/llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp
  • line 272
  • line 280
  • line 317
• external/bsd/llvm/dist/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp, line 187
• external/bsd/llvm/dist/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
  • line 293
  • line 1489
  • line 2807
  • line 4647
  • line 4752
  • line 4788
  • line 4821
  • line 4825
  • line 4839
  • line 4843
• external/bsd/llvm/dist/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp, line 30
• external/bsd/llvm/dist/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp
  • line 493
  • line 876
• external/bsd/llvm/dist/llvm/lib/Target/ARM/MLxExpansionPass.cpp, line 195
• external/bsd/llvm/dist/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp
  • line 253
  • line 313
  • line 362
• external/bsd/llvm/dist/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp
  • line 759
  • line 925
  • line 996
• external/bsd/llvm/dist/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp, line 3332
• external/bsd/llvm/dist/llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp
  • line 188
  • line 316
• external/bsd/llvm/dist/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
  • line 150
  • line 436
  • line 1590
• external/bsd/llvm/dist/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp, line 325
• external/bsd/llvm/dist/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
  • line 1768
  • line 1928
  • line 2307
• external/bsd/llvm/dist/llvm/lib/Target/PowerPC/PPCQPXLoadSplat.cpp, line 141
• external/bsd/llvm/dist/llvm/lib/Target/SystemZ/SystemZElimCompare.cpp, line 619
• external/bsd/llvm/dist/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp, line 6114
• external/bsd/llvm/dist/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp
  • line 89
  • line 326
• external/bsd/llvm/dist/llvm/lib/Target/X86/X86CmovConversion.cpp, line 583
• external/bsd/llvm/dist/llvm/lib/Target/X86/X86ISelLowering.cpp, line 26929
• external/bsd/llvm/dist/llvm/lib/Target/X86/X86InstrInfo.cpp
  • line 2761
  • line 3726
  • line 3760
  • line 3866
  • line 4375
  • line 7604
  • line 7610