Training courses

Kernel and Embedded Linux

Bootlin training courses

Embedded Linux, kernel,
Yocto Project, Buildroot, real-time,
graphics, boot time, debugging...

Bootlin logo

Elixir Cross Referencer

Open Menu /external/bsd/llvm/dist/clang/test/CodeGen/atomic.c 
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
// RUN: %clang_cc1 %s -emit-llvm -o - -triple=i686-apple-darwin9 | FileCheck %s

int atomic(void) {
  // non-sensical test for sync functions
  int old;
  int val = 1;
  char valc = 1;
  _Bool valb = 0;
  unsigned int uval = 1;
  int cmp = 0;
  int* ptrval;

  old = __sync_fetch_and_add(&val, 1);
  // CHECK: atomicrmw add i32* %val, i32 1 seq_cst
  
  old = __sync_fetch_and_sub(&valc, 2);
  // CHECK: atomicrmw sub i8* %valc, i8 2 seq_cst
  
  old = __sync_fetch_and_min(&val, 3);
  // CHECK: atomicrmw min i32* %val, i32 3 seq_cst
  
  old = __sync_fetch_and_max(&val, 4);
  // CHECK: atomicrmw max i32* %val, i32 4 seq_cst
  
  old = __sync_fetch_and_umin(&uval, 5u);
  // CHECK: atomicrmw umin i32* %uval, i32 5 seq_cst
  
  old = __sync_fetch_and_umax(&uval, 6u);
  // CHECK: atomicrmw umax i32* %uval, i32 6 seq_cst
  
  old = __sync_lock_test_and_set(&val, 7);
  // CHECK: atomicrmw xchg i32* %val, i32 7 seq_cst
  
  old = __sync_swap(&val, 8);
  // CHECK: atomicrmw xchg i32* %val, i32 8 seq_cst
  
  old = __sync_val_compare_and_swap(&val, 4, 1976);
  // CHECK: [[PAIR:%[a-z0-9_.]+]] = cmpxchg i32* %val, i32 4, i32 1976 seq_cst
  // CHECK: extractvalue { i32, i1 } [[PAIR]], 0

  old = __sync_bool_compare_and_swap(&val, 4, 1976);
  // CHECK: [[PAIR:%[a-z0-9_.]+]] = cmpxchg i32* %val, i32 4, i32 1976 seq_cst
  // CHECK: extractvalue { i32, i1 } [[PAIR]], 1

  old = __sync_fetch_and_and(&val, 0x9);
  // CHECK: atomicrmw and i32* %val, i32 9 seq_cst

  old = __sync_fetch_and_or(&val, 0xa);
  // CHECK: atomicrmw or i32* %val, i32 10 seq_cst

  old = __sync_fetch_and_xor(&val, 0xb);
  // CHECK: atomicrmw xor i32* %val, i32 11 seq_cst
 
  old = __sync_fetch_and_nand(&val, 0xc);
  // CHECK: atomicrmw nand i32* %val, i32 12 seq_cst
 
  old = __sync_add_and_fetch(&val, 1);
  // CHECK: atomicrmw add i32* %val, i32 1 seq_cst

  old = __sync_sub_and_fetch(&val, 2);
  // CHECK: atomicrmw sub i32* %val, i32 2 seq_cst

  old = __sync_and_and_fetch(&valc, 3);
  // CHECK: atomicrmw and i8* %valc, i8 3 seq_cst

  old = __sync_or_and_fetch(&valc, 4);
  // CHECK: atomicrmw or i8* %valc, i8 4 seq_cst

  old = __sync_xor_and_fetch(&valc, 5);
  // CHECK: atomicrmw xor i8* %valc, i8 5 seq_cst  
 
  old = __sync_nand_and_fetch(&valc, 6);
  // CHECK: atomicrmw nand i8* %valc, i8 6 seq_cst  
 
  __sync_val_compare_and_swap((void **)0, (void *)0, (void *)0);
  // CHECK: [[PAIR:%[a-z0-9_.]+]] = cmpxchg i32* null, i32 0, i32 0 seq_cst
  // CHECK: extractvalue { i32, i1 } [[PAIR]], 0

  if ( __sync_val_compare_and_swap(&valb, 0, 1)) {
    // CHECK: [[PAIR:%[a-z0-9_.]+]] = cmpxchg i8* %valb, i8 0, i8 1 seq_cst
    // CHECK: [[VAL:%[a-z0-9_.]+]] = extractvalue { i8, i1 } [[PAIR]], 0
    // CHECK: trunc i8 [[VAL]] to i1
    old = 42;
  }
  
  __sync_bool_compare_and_swap((void **)0, (void *)0, (void *)0);
  // CHECK: cmpxchg i32* null, i32 0, i32 0 seq_cst
  
  __sync_lock_release(&val);
  // CHECK: store atomic i32 0, {{.*}} release, align 4

  __sync_lock_release(&ptrval);
  // CHECK: store atomic i32 0, {{.*}} release, align 4

  __sync_synchronize ();
  // CHECK: fence seq_cst

  return old;
}

// CHECK: @release_return
void release_return(int *lock) {
  // Ensure this is actually returning void all the way through.
  return __sync_lock_release(lock);
  // CHECK: store atomic {{.*}} release, align 4
}


// rdar://8461279 - Atomics with address spaces.
// CHECK: @addrspace
void addrspace(int  __attribute__((address_space(256))) * P) {
  __sync_bool_compare_and_swap(P, 0, 1);
  // CHECK: cmpxchg i32 addrspace(256)*{{.*}}, i32 0, i32 1 seq_cst  

  __sync_val_compare_and_swap(P, 0, 1);
  // CHECK: cmpxchg i32 addrspace(256)*{{.*}}, i32 0, i32 1 seq_cst  

  __sync_xor_and_fetch(P, 123);
  // CHECK: atomicrmw xor i32 addrspace(256)*{{.*}}, i32 123 seq_cst  
}