/*	$NetBSD: schizo.c,v 1.41 2019/02/09 11:27:05 mrg Exp $	*/
/*	$OpenBSD: schizo.c,v 1.55 2008/08/18 20:29:37 brad Exp $	*/

/*
 * Copyright (c) 2002 Jason L. Wright (jason@thought.net)
 * Copyright (c) 2003 Henric Jungheim
 * Copyright (c) 2008, 2009, 2010, 2012 Matthew R. Green
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: schizo.c,v 1.41 2019/02/09 11:27:05 mrg Exp $");

#include <sys/param.h>
#include <sys/device.h>
#include <sys/errno.h>
#include <sys/extent.h>
#include <sys/kmem.h>
#include <sys/malloc.h>
#include <sys/systm.h>
#include <sys/time.h>
#include <sys/reboot.h>

#define _SPARC_BUS_DMA_PRIVATE
#include <sys/bus.h>
#include <machine/autoconf.h>
#include <machine/psl.h>

#include <dev/pci/pcivar.h>
#include <dev/pci/pcireg.h>

#include <sparc64/dev/iommureg.h>
#include <sparc64/dev/iommuvar.h>
#include <sparc64/dev/schizoreg.h>
#include <sparc64/dev/schizovar.h>
#include <sparc64/sparc64/cache.h>

#ifdef DEBUG
#define SDB_PROM        0x01
#define SDB_BUSMAP      0x02
#define SDB_INTR        0x04
#define SDB_INTMAP      0x08
#define SDB_CONF        0x10
int schizo_debug = 0x0;
#define DPRINTF(l, s)   do { if (schizo_debug & l) printf s; } while (0)
#else
#define DPRINTF(l, s)
#endif

extern struct sparc_pci_chipset _sparc_pci_chipset;

static	int	schizo_match(device_t, cfdata_t, void *);
static	void	schizo_attach(device_t, device_t, void *);
static	int	schizo_print(void *aux, const char *p);

#ifdef DEBUG
void schizo_print_regs(int unit, int what);
#endif

CFATTACH_DECL_NEW(schizo, sizeof(struct schizo_softc),
    schizo_match, schizo_attach, NULL, NULL);

void schizo_init_iommu(struct schizo_softc *, struct schizo_pbm *);

void schizo_set_intr(struct schizo_softc *, struct schizo_pbm *, int,
    int (*handler)(void *), void *, int, const char *);
int schizo_ue(void *);
int schizo_ce(void *);
int schizo_safari_error(void *);
int schizo_pci_error(void *);

pci_chipset_tag_t schizo_alloc_chipset(struct schizo_pbm *, int,
    pci_chipset_tag_t);
bus_space_tag_t schizo_alloc_mem_tag(struct schizo_pbm *);
bus_space_tag_t schizo_alloc_io_tag(struct schizo_pbm *);
bus_space_tag_t schizo_alloc_config_tag(struct schizo_pbm *);
bus_space_tag_t schizo_alloc_bus_tag(struct schizo_pbm *, const char *,
    int);
bus_dma_tag_t schizo_alloc_dma_tag(struct schizo_pbm *);

pcireg_t schizo_conf_read(pci_chipset_tag_t, pcitag_t, int);
void schizo_conf_write(pci_chipset_tag_t, pcitag_t, int, pcireg_t);

int schizo_bus_map(bus_space_tag_t t, bus_addr_t offset, bus_size_t size,
	           int flags, vaddr_t unused, bus_space_handle_t *hp);
static paddr_t schizo_bus_mmap(bus_space_tag_t t, bus_addr_t paddr,
                               off_t off, int prot, int flags);
static void *schizo_intr_establish(bus_space_tag_t, int, int, int (*)(void *),
	void *, void(*)(void));
static int schizo_pci_intr_map(const struct pci_attach_args *,
    pci_intr_handle_t *);
static void *schizo_pci_intr_establish(pci_chipset_tag_t, pci_intr_handle_t,
                                       int, int (*)(void *), void *);
static int schizo_dmamap_create(bus_dma_tag_t, bus_size_t, int, bus_size_t,
	bus_size_t, int, bus_dmamap_t *);

int
schizo_match(device_t parent, cfdata_t match, void *aux)
{
	struct mainbus_attach_args *ma = aux;
	char *str;

	if (strcmp(ma->ma_name, "pci") != 0)
		return (0);

	str = prom_getpropstring(ma->ma_node, "model");
	if (strcmp(str, "schizo") == 0)
		return (1);

	str = prom_getpropstring(ma->ma_node, "compatible");
	if (strcmp(str, "pci108e,8001") == 0)
		return (1);
	if (strcmp(str, "pci108e,8002") == 0)		/* XMITS */
		return (1);
	if (strcmp(str, "pci108e,a801") == 0)		/* Tomatillo */
		return (1);

	return (0);
}

void
schizo_attach(device_t parent, device_t self, void *aux)
{
	struct schizo_softc *sc = device_private(self);
	struct mainbus_attach_args *ma = aux;
	struct schizo_pbm *pbm;
	struct iommu_state *is;
	struct pcibus_attach_args pba;
	uint64_t reg, eccctrl, ino_bitmap;
	int *busranges = NULL, nranges, *ino_bitmaps = NULL, nbitmaps;
	char *str;
	bool no_sc;

	aprint_normal(": addr %" PRIx64, ma->ma_reg[0].ur_paddr);
	str = prom_getpropstring(ma->ma_node, "compatible");
	if (strcmp(str, "pci108e,a801") == 0)
		sc->sc_tomatillo = 1;

	sc->sc_dev = self;
	sc->sc_node = ma->ma_node;
	sc->sc_dmat = ma->ma_dmatag;
	sc->sc_bustag = ma->ma_bustag;

	sc->sc_ver = prom_getpropint(sc->sc_node, "version#", 0);

	if (bus_space_map(sc->sc_bustag, ma->ma_reg[1].ur_paddr - 0x10000UL,
	    sizeof(struct schizo_regs), 0,
	    &sc->sc_ctrlh)) {
		aprint_error(": failed to map registers\n");
		return;
	}

	sc->sc_ign = INTIGN(ma->ma_upaid << INTMAP_IGN_SHIFT);

	/* enable schizo ecc error interrupts */
	eccctrl = schizo_read(sc, SCZ_ECCCTRL);
	eccctrl |= SCZ_ECCCTRL_EE_INTEN |
		   SCZ_ECCCTRL_UE_INTEN |
		   SCZ_ECCCTRL_CE_INTEN;
	schizo_write(sc, SCZ_ECCCTRL, eccctrl);

	pbm = kmem_zalloc(sizeof(*pbm), KM_NOSLEEP);
	if (pbm == NULL)
		panic("schizo: can't alloc schizo pbm");

#ifdef DEBUG
	sc->sc_pbm = pbm;
#endif
	pbm->sp_sc = sc;
	pbm->sp_regt = sc->sc_bustag;

	if ((ma->ma_reg[0].ur_paddr & 0x00700000) == 0x00600000)
		pbm->sp_bus_a = 1;
	else
		pbm->sp_bus_a = 0;

	/*
	 * Map interrupt registers
	 */
	if (bus_space_map(sc->sc_bustag, ma->ma_reg[0].ur_paddr,
			  ma->ma_reg[0].ur_len,
			  BUS_SPACE_MAP_LINEAR, &pbm->sp_intrh)) {
		aprint_error(": failed to map interrupt registers\n");
		kmem_free(pbm, sizeof(*pbm));
		return;
	}

#ifdef DEBUG
	/*
	 * Map ichip registers
	 */
	if (sc->sc_tomatillo)
		if (bus_space_map(sc->sc_bustag, ma->ma_reg[3].ur_paddr,
			  ma->ma_reg[3].ur_len,
			  BUS_SPACE_MAP_LINEAR, &pbm->sp_ichiph)) {
			aprint_error(": failed to map ichip registers\n");
			kmem_free(pbm, sizeof(*pbm));
			return;
		}
#endif

	if (prom_getprop(sc->sc_node, "ranges", sizeof(struct schizo_range),
	    &pbm->sp_nrange, (void **)&pbm->sp_range))
		panic("schizo: can't get ranges");

	if (prom_getprop(sc->sc_node, "bus-range", sizeof(int), &nranges,
	    (void **)&busranges))
		panic("schizo: can't get bus-range");

	aprint_normal(": %s, version %d, ign %x, bus %c %d to %d\n",
	    sc->sc_tomatillo ? "Tomatillo" : "Schizo", sc->sc_ver,
	    sc->sc_ign, pbm->sp_bus_a ? 'A' : 'B', busranges[0], busranges[1]);
	aprint_naive("\n");

	if (bus_space_subregion(pbm->sp_regt, sc->sc_ctrlh,
	    pbm->sp_bus_a ? offsetof(struct schizo_regs, pbm_a) :
	    offsetof(struct schizo_regs, pbm_b),
	    sizeof(struct schizo_pbm_regs),
	    &pbm->sp_regh)) {
		panic("schizo: unable to create PBM handle");
	}

	is = &pbm->sp_is;
	pbm->sp_sb.sb_is = is;
	no_sc = prom_getproplen(sc->sc_node, "no-streaming-cache") >= 0;
	if (no_sc)
		aprint_debug_dev(sc->sc_dev, "no streaming buffers\n");
	else {
		vaddr_t va = (vaddr_t)&pbm->sp_flush[0x40];

		/*
		 * Initialize the strbuf_ctl.
		 *
		 * The flush sync buffer must be 64-byte aligned.
		 */
		is->is_sb[0] = &pbm->sp_sb;
		is->is_sb[0]->sb_flush = (void *)(va & ~0x3f);

		bus_space_subregion(pbm->sp_regt, pbm->sp_regh,
			offsetof(struct schizo_pbm_regs, strbuf),
			sizeof(struct iommu_strbuf), &is->is_sb[0]->sb_sb);
	}

	aprint_normal_dev(sc->sc_dev, " ");
	if (sc->sc_tomatillo)
		is->is_flags |= IOMMU_SYNC_BEFORE_UNMAP;
	schizo_init_iommu(sc, pbm);

	pbm->sp_memt = schizo_alloc_mem_tag(pbm);
	pbm->sp_iot = schizo_alloc_io_tag(pbm);
	pbm->sp_cfgt = schizo_alloc_config_tag(pbm);
	pbm->sp_dmat = schizo_alloc_dma_tag(pbm);
	pbm->sp_flags = (pbm->sp_memt ? PCI_FLAGS_MEM_OKAY : 0) |
		        (pbm->sp_iot ? PCI_FLAGS_IO_OKAY : 0);

	if (bus_space_map(pbm->sp_cfgt, 0, 0x1000000, 0, &pbm->sp_cfgh))
		panic("schizo: could not map config space");

	pbm->sp_pc = schizo_alloc_chipset(pbm, sc->sc_node,
	    &_sparc_pci_chipset);
	pbm->sp_pc->spc_busmax = busranges[1];
	pbm->sp_pc->spc_busnode = kmem_zalloc(sizeof(*pbm->sp_pc->spc_busnode),
	    KM_NOSLEEP);
	if (pbm->sp_pc->spc_busnode == NULL)
		panic("schizo: kmem_alloc busnode");

	pba.pba_bus = busranges[0];
	pba.pba_bridgetag = NULL;
	pba.pba_pc = pbm->sp_pc;
	pba.pba_flags = pbm->sp_flags;
	pba.pba_dmat = pbm->sp_dmat;
	pba.pba_dmat64 = NULL;	/* XXX */
	pba.pba_memt = pbm->sp_memt;
	pba.pba_iot = pbm->sp_iot;

	free(busranges, M_DEVBUF);

	schizo_pbm_write(pbm, SCZ_PCI_INTR_RETRY, 5);

	/* clear out the bus errors */
	schizo_pbm_write(pbm, SCZ_PCI_CTRL, schizo_pbm_read(pbm, SCZ_PCI_CTRL));
	schizo_pbm_write(pbm, SCZ_PCI_AFSR, schizo_pbm_read(pbm, SCZ_PCI_AFSR));
	schizo_cfg_write(pbm, PCI_COMMAND_STATUS_REG,
	    schizo_cfg_read(pbm, PCI_COMMAND_STATUS_REG));

	reg = schizo_pbm_read(pbm, SCZ_PCI_CTRL);
	/* enable/disable error interrupts and arbiter */
	reg |= SCZ_PCICTRL_EEN | SCZ_PCICTRL_MMU_INT;
	if (sc->sc_tomatillo) {
		reg &= ~SCZ_PCICTRL_SBH_INT;
		reg |= TOM_PCICTRL_ARB;
		reg |= TOM_PCICTRL_PRM | TOM_PCICTRL_PRO |
		       TOM_PCICTRL_PRL;
		if (sc->sc_ver <= 1)	/* 2.0 */
			reg |= TOM_PCICTRL_DTO_INT;
		else
			reg |= SCZ_PCICTRL_PTO;
	} else
		reg |= SCZ_PCICTRL_SBH_INT | SCZ_PCICTRL_ARB;
	if (OF_getproplen(sc->sc_node, "no-bus-parking") < 0)
		reg |= SCZ_PCICTRL_PARK;
	schizo_pbm_write(pbm, SCZ_PCI_CTRL, reg);

	reg = schizo_pbm_read(pbm, SCZ_PCI_DIAG);
	reg &= ~(SCZ_PCIDIAG_D_RTRYARB | SCZ_PCIDIAG_D_RETRY |
	    SCZ_PCIDIAG_D_INTSYNC);
	schizo_pbm_write(pbm, SCZ_PCI_DIAG, reg);

	if (prom_getprop(sc->sc_node, "ino-bitmap", sizeof(int), &nbitmaps,
	    (void **)&ino_bitmaps)) {
		/* No property - set defaults (double map UE, CE, SERR). */
		if (pbm->sp_bus_a)
			ino_bitmap = __BIT(SCZ_PCIERR_A_INO);
		else
			ino_bitmap = __BIT(SCZ_PCIERR_B_INO);
		ino_bitmap |= __BIT(SCZ_UE_INO) | __BIT(SCZ_CE_INO) |
		    __BIT(SCZ_SERR_INO);
	} else
		ino_bitmap = (uint64_t) ino_bitmaps[1] << 32 | ino_bitmaps[0];
	DPRINTF(SDB_INTR, ("ino_bitmap=0x%016" PRIx64 "\n", ino_bitmap));

	if (ino_bitmap & __BIT(SCZ_PCIERR_A_INO))
		schizo_set_intr(sc, pbm, PIL_HIGH, schizo_pci_error,
		   pbm, SCZ_PCIERR_A_INO, "pci_a");
	if (ino_bitmap & __BIT(SCZ_PCIERR_B_INO))
		schizo_set_intr(sc, pbm, PIL_HIGH, schizo_pci_error,
		   pbm, SCZ_PCIERR_B_INO, "pci_b");
	if (ino_bitmap & __BIT(SCZ_UE_INO))
		schizo_set_intr(sc, pbm, PIL_HIGH, schizo_ue, sc, SCZ_UE_INO,
		    "ue");
	if (ino_bitmap & __BIT(SCZ_CE_INO))
		schizo_set_intr(sc, pbm, PIL_HIGH, schizo_ce, sc, SCZ_CE_INO,
		    "ce");
	if (ino_bitmap & __BIT(SCZ_SERR_INO))
		schizo_set_intr(sc, pbm, PIL_HIGH, schizo_safari_error, sc,
		    SCZ_SERR_INO, "safari");

	if (sc->sc_tomatillo) {
		/*
		 * Enable the IOCACHE.
		 */
		uint64_t iocache_csr;

		iocache_csr = TOM_IOCACHE_CSR_WRT_PEN |
			      (1 << TOM_IOCACHE_CSR_POFFSET_SHIFT) |
			      TOM_IOCACHE_CSR_PEN_RDM |
			      TOM_IOCACHE_CSR_PEN_ONE |
			      TOM_IOCACHE_CSR_PEN_LINE;
		schizo_pbm_write(pbm, SCZ_PCI_IOCACHE_CSR, iocache_csr);
	}

	config_found(sc->sc_dev, &pba, schizo_print);
}

int
schizo_ue(void *vsc)
{
	struct schizo_softc *sc = vsc;

	panic("%s: uncorrectable error", device_xname(sc->sc_dev));
	return (1);
}

int
schizo_ce(void *vsc)
{
	struct schizo_softc *sc = vsc;

	panic("%s: correctable error", device_xname(sc->sc_dev));
	return (1);
}

int
schizo_pci_error(void *vpbm)
{
	struct schizo_pbm *sp = vpbm;
	struct schizo_softc *sc = sp->sp_sc;
	u_int64_t afsr, afar, ctrl, tfar;
	u_int32_t csr;
	char bits[128];

	afsr = schizo_pbm_read(sp, SCZ_PCI_AFSR);
	afar = schizo_pbm_read(sp, SCZ_PCI_AFAR);
	ctrl = schizo_pbm_read(sp, SCZ_PCI_CTRL);
	csr = schizo_cfg_read(sp, PCI_COMMAND_STATUS_REG);

	printf("%s: pci bus %c error\n", device_xname(sc->sc_dev),
	    sp->sp_bus_a ? 'A' : 'B');

	snprintb(bits, sizeof(bits), SCZ_PCIAFSR_BITS, afsr);
	printf("PCIAFSR=%s\n", bits);
	printf("PCIAFAR=%" PRIx64 "\n", afar);
	snprintb(bits, sizeof(bits), SCZ_PCICTRL_BITS, ctrl);
	printf("PCICTRL=%s\n", bits);
#ifdef PCI_COMMAND_STATUS_BITS
	snprintb(bits, sizeof(bits), PCI_COMMAND_STATUS_BITS, csr);
	printf("PCICSR=%s\n", bits);
#endif

	if (ctrl & SCZ_PCICTRL_MMU_ERR) {
		ctrl = schizo_pbm_read(sp, SCZ_PCI_IOMMU_CTRL);
		printf("IOMMUCTRL=%" PRIx64 "\n", ctrl);

		if ((ctrl & TOM_IOMMU_ERR) == 0)
			goto clear_error;

		if (sc->sc_tomatillo) {
			tfar = schizo_pbm_read(sp, TOM_PCI_IOMMU_TFAR);
			printf("IOMMUTFAR=%" PRIx64 "\n", tfar);
		}

		/* These are non-fatal if target abort was signalled. */
		if ((ctrl & TOM_IOMMU_ERR_MASK) == TOM_IOMMU_INV_ERR ||
		    ctrl & TOM_IOMMU_ILLTSBTBW_ERR ||
		    ctrl & TOM_IOMMU_BADVA_ERR) {
			if (csr & PCI_STATUS_TARGET_TARGET_ABORT) {
				schizo_pbm_write(sp, SCZ_PCI_IOMMU_CTRL, ctrl);
				goto clear_error;
			}
		}
	}

	panic("%s: %s: fatal", __func__, device_xname(sc->sc_dev));

 clear_error:
	schizo_cfg_write(sp, PCI_COMMAND_STATUS_REG, csr);
	schizo_pbm_write(sp, SCZ_PCI_CTRL, ctrl);
	schizo_pbm_write(sp, SCZ_PCI_AFSR, afsr);
	return (1);
}

int
schizo_safari_error(void *vsc)
{
	struct schizo_softc *sc = vsc;

	printf("%s: safari error\n", device_xname(sc->sc_dev));

	printf("ERRLOG=%" PRIx64 "\n", schizo_read(sc, SCZ_SAFARI_ERRLOG));
	printf("UE_AFSR=%" PRIx64 "\n", schizo_read(sc, SCZ_UE_AFSR));
	printf("UE_AFAR=%" PRIx64 "\n", schizo_read(sc, SCZ_UE_AFAR));
	printf("CE_AFSR=%" PRIx64 "\n", schizo_read(sc, SCZ_CE_AFSR));
	printf("CE_AFAR=%" PRIx64 "\n", schizo_read(sc, SCZ_CE_AFAR));

	panic("%s: %s: fatal", __func__, device_xname(sc->sc_dev));
	return (1);
}

void
schizo_init_iommu(struct schizo_softc *sc, struct schizo_pbm *pbm)
{
	struct iommu_state *is = &pbm->sp_is;
	int *vdma = NULL, nitem, tsbsize = 7;
	u_int32_t iobase = -1;
	char *name;

	/* punch in our copies */
	is->is_bustag = pbm->sp_regt;
	bus_space_subregion(is->is_bustag, pbm->sp_regh,
		offsetof(struct schizo_pbm_regs, iommu),
		sizeof(struct iommureg2),
		&is->is_iommu);

	/*
	 * Separate the men from the boys.  If the `virtual-dma'
	 * property exists, use it.
	 */
	if (!prom_getprop(sc->sc_node, "virtual-dma", sizeof(vdma), &nitem, 
	    (void **)&vdma)) {
		/* Damn.  Gotta use these values. */
		iobase = vdma[0];
#define	TSBCASE(x)	case 1 << ((x) + 23): tsbsize = (x); break
		switch (vdma[1]) { 
			TSBCASE(1);
			TSBCASE(2);
			TSBCASE(3);
			TSBCASE(4);
			TSBCASE(5);
			TSBCASE(6);
			TSBCASE(7);
		default: 
			printf("bogus tsb size %x, using 7\n", vdma[1]);
			tsbsize = 7;
		}
#undef TSBCASE
		DPRINTF(SDB_BUSMAP, ("schizo_init_iommu: iobase=0x%x\n", iobase));
		free(vdma, M_DEVBUF);
	} else {
		DPRINTF(SDB_BUSMAP, ("schizo_init_iommu: getprop failed, "
		    "using iobase=0x%x, tsbsize=%d\n", iobase, tsbsize));
	}

	/* give us a nice name.. */
	name = (char *)kmem_alloc(32, KM_NOSLEEP);
	if (name == NULL)

		panic("couldn't kmem_alloc iommu name");
	snprintf(name, 32, "%s dvma", device_xname(sc->sc_dev));

	iommu_init(name, is, tsbsize, iobase);
}

int
schizo_print(void *aux, const char *p)
{

	if (p == NULL)
		return (UNCONF);
	return (QUIET);
}

pcireg_t
schizo_conf_read(pci_chipset_tag_t pc, pcitag_t tag, int reg)
{
	struct schizo_pbm *sp = pc->cookie;
	struct cpu_info *ci = curcpu();
	pcireg_t val = (pcireg_t)~0;
	int s;

	DPRINTF(SDB_CONF, ("%s: tag %lx reg %x ", __func__, (long)tag, reg));
	if (PCITAG_NODE(tag) != -1 && (unsigned int)reg < PCI_CONF_SIZE) {
		s = splhigh();
		ci->ci_pci_probe = true;
		membar_Sync();
		val = bus_space_read_4(sp->sp_cfgt, sp->sp_cfgh,
		    PCITAG_OFFSET(tag) + reg);
		membar_Sync();
		if (ci->ci_pci_fault)
			val = (pcireg_t)~0;
		ci->ci_pci_probe = ci->ci_pci_fault = false;
		splx(s);
	}
	DPRINTF(SDB_CONF, (" returning %08x\n", (u_int)val));
	return (val);
}

void
schizo_conf_write(pci_chipset_tag_t pc, pcitag_t tag, int reg, pcireg_t data)
{
	struct schizo_pbm *sp = pc->cookie;

	DPRINTF(SDB_CONF, ("%s: tag %lx; reg %x; data %x", __func__,
		(long)tag, reg, (int)data));

	/* If we don't know it, just punt it.  */
	if (PCITAG_NODE(tag) == -1) {
		DPRINTF(SDB_CONF, (" .. bad addr\n"));
		return;
	}

	if ((unsigned int)reg >= PCI_CONF_SIZE)
		return;

        bus_space_write_4(sp->sp_cfgt, sp->sp_cfgh,
	    PCITAG_OFFSET(tag) + reg, data);
	DPRINTF(SDB_CONF, (" .. done\n"));
}

void
schizo_set_intr(struct schizo_softc *sc, struct schizo_pbm *pbm, int ipl,
    int (*handler)(void *), void *arg, int ino, const char *what)
{
	struct intrhand *ih;
	u_int64_t mapoff, clroff;
	uintptr_t intrregs;

	DPRINTF(SDB_INTR, ("%s: ino %x ign %x fn %p arg %p", __func__,
	    ino, sc->sc_ign, handler, arg));

	mapoff = offsetof(struct schizo_pbm_regs, imap[ino]);
	clroff = offsetof(struct schizo_pbm_regs, iclr[ino]);
	ino |= sc->sc_ign;

	DPRINTF(SDB_INTR, (" mapoff %" PRIx64 " clroff %" PRIx64 "\n",
	    mapoff, clroff));

	ih = intrhand_alloc();
	
	ih->ih_arg = arg;
	intrregs = (uintptr_t)bus_space_vaddr(pbm->sp_regt, pbm->sp_intrh);
	ih->ih_map = (uint64_t *)(uintptr_t)(intrregs + mapoff);
	ih->ih_clr = (uint64_t *)(uintptr_t)(intrregs + clroff);
	ih->ih_fun = handler;
	ih->ih_pil = ipl;
	ih->ih_number = INTVEC(schizo_pbm_read(pbm, mapoff));
	ih->ih_pending = 0;

	intr_establish(ipl, ipl != IPL_VM, ih);

	schizo_pbm_write(pbm, mapoff,
	    ih->ih_number | INTMAP_V | (CPU_UPAID << INTMAP_TID_SHIFT));
	schizo_pbm_write(pbm, clroff, 0);
}

bus_space_tag_t
schizo_alloc_mem_tag(struct schizo_pbm *sp)
{
	return (schizo_alloc_bus_tag(sp, "mem", PCI_MEMORY_BUS_SPACE));
}

bus_space_tag_t
schizo_alloc_io_tag(struct schizo_pbm *sp)
{
	return (schizo_alloc_bus_tag(sp, "io", PCI_IO_BUS_SPACE));
}

bus_space_tag_t
schizo_alloc_config_tag(struct schizo_pbm *sp)
{
	return (schizo_alloc_bus_tag(sp, "cfg", PCI_CONFIG_BUS_SPACE));
}

bus_space_tag_t
schizo_alloc_bus_tag(struct schizo_pbm *pbm, const char *name, int type)
{
	struct schizo_softc *sc = pbm->sp_sc;
	bus_space_tag_t bt;

	bt = (bus_space_tag_t) kmem_zalloc(sizeof(struct sparc_bus_space_tag),
		    KM_NOSLEEP);
	if (bt == NULL)
		panic("schizo: could not allocate bus tag");

	bt->cookie = pbm;
	bt->parent = sc->sc_bustag;
	bt->type = type;
	bt->sparc_bus_map = schizo_bus_map;
	bt->sparc_bus_mmap = schizo_bus_mmap;
	bt->sparc_intr_establish = schizo_intr_establish;
	return (bt);
}

bus_dma_tag_t
schizo_alloc_dma_tag(struct schizo_pbm *pbm)
{
	struct schizo_softc *sc = pbm->sp_sc;
	bus_dma_tag_t dt, pdt = sc->sc_dmat;

	dt = kmem_zalloc(sizeof(*dt), KM_NOSLEEP);
	if (dt == NULL)
		panic("schizo: could not alloc dma tag");

	dt->_cookie = pbm;
	dt->_parent = pdt;
#define PCOPY(x)	dt->x = pdt->x
	dt->_dmamap_create = schizo_dmamap_create;
	PCOPY(_dmamap_destroy);
	dt->_dmamap_load = iommu_dvmamap_load;
	PCOPY(_dmamap_load_mbuf);
	PCOPY(_dmamap_load_uio);
	dt->_dmamap_load_raw = iommu_dvmamap_load_raw;
	dt->_dmamap_unload = iommu_dvmamap_unload;
	dt->_dmamap_sync = iommu_dvmamap_sync;
	dt->_dmamem_alloc = iommu_dvmamem_alloc;
	dt->_dmamem_free = iommu_dvmamem_free;
	dt->_dmamem_map = iommu_dvmamem_map;
	dt->_dmamem_unmap = iommu_dvmamem_unmap;
	PCOPY(_dmamem_mmap);
#undef	PCOPY
	return (dt);
}

pci_chipset_tag_t
schizo_alloc_chipset(struct schizo_pbm *pbm, int node, pci_chipset_tag_t pc)
{
	pci_chipset_tag_t npc;

	npc = kmem_alloc(sizeof *npc, KM_NOSLEEP);
	if (npc == NULL)
		panic("schizo: could not allocate pci_chipset_tag_t");
	memcpy(npc, pc, sizeof *pc);
	npc->cookie = pbm;
	npc->rootnode = node;
	npc->spc_conf_read = schizo_conf_read;
	npc->spc_conf_write = schizo_conf_write;
	npc->spc_intr_map = schizo_pci_intr_map;
	npc->spc_intr_establish = schizo_pci_intr_establish;
	npc->spc_find_ino = NULL;
	return (npc);
}

int
schizo_dmamap_create(bus_dma_tag_t t, bus_size_t size,
    int nsegments, bus_size_t maxsegsz, bus_size_t boundary, int flags,
    bus_dmamap_t *dmamp)
{
	struct schizo_pbm *pbm = t->_cookie;
	int error;

	error = bus_dmamap_create(t->_parent, size, nsegments, maxsegsz,
				  boundary, flags, dmamp);
	if (error == 0)
		(*dmamp)->_dm_cookie = &pbm->sp_sb;
	return error;
}

static struct schizo_range *
get_schizorange(struct schizo_pbm *pbm, int ss)
{
	int i;

	for (i = 0; i < pbm->sp_nrange; i++) {
		if (((pbm->sp_range[i].cspace >> 24) & 0x03) == ss)
			return (&pbm->sp_range[i]);
	}
	/* not found */
	return (NULL);
}

int
schizo_bus_map(bus_space_tag_t t, bus_addr_t offset, bus_size_t size,
	       int flags, vaddr_t unused, bus_space_handle_t *hp)
{
	bus_addr_t paddr;
	struct schizo_pbm *pbm = t->cookie;
	struct schizo_softc *sc = pbm->sp_sc;
	struct schizo_range *sr;
	int ss;

	DPRINTF(SDB_BUSMAP, ("schizo_bus_map: type %d off %qx sz %qx flags %d",
	    t->type,
	    (unsigned long long)offset,
	    (unsigned long long)size,
	    flags));

	/*
	 * BUS_SPACE_MAP_PREFETCHABLE causes hard hangs on schizo, so weed it
	 * out for now
	 */
	flags &= ~BUS_SPACE_MAP_PREFETCHABLE;

	ss = sparc_pci_childspace(t->type);
	DPRINTF(SDB_BUSMAP, (" cspace %d\n", ss));

	sr = get_schizorange(pbm, ss);
	if (sr != NULL) {
		paddr = BUS_ADDR(sr->phys_hi, sr->phys_lo + offset);
		DPRINTF(SDB_BUSMAP, ("%s: mapping paddr "
				     "space %lx offset %lx paddr %qx\n",
			       __func__, (long)ss, (long)offset,
			       (unsigned long long)paddr));
		return ((*sc->sc_bustag->sparc_bus_map)(t, paddr, size, 
			flags, 0, hp));
	}
	DPRINTF(SDB_BUSMAP, ("%s: FAILED\n", __func__));
	return (EINVAL);
}

static paddr_t
schizo_bus_mmap(bus_space_tag_t t, bus_addr_t paddr, off_t off, int prot,
	int flags)
{
	bus_addr_t offset = paddr;
	struct schizo_pbm *pbm = t->cookie;
	struct schizo_softc *sc = pbm->sp_sc;
	struct schizo_range *sr;
	int ss;

	/*
	 * BUS_SPACE_MAP_PREFETCHABLE causes hard hangs on schizo, so weed it
	 * out for now
	 */
	flags &= ~BUS_SPACE_MAP_PREFETCHABLE;

	ss = sparc_pci_childspace(t->type);

	DPRINTF(SDB_BUSMAP, ("schizo_bus_mmap: prot %d flags %d pa %qx\n",
	    prot, flags, (unsigned long long)paddr));

	sr = get_schizorange(pbm, ss);
	if (sr != NULL) {
		paddr = BUS_ADDR(sr->phys_hi, sr->phys_lo + offset);
		DPRINTF(SDB_BUSMAP, ("%s: mapping paddr "
				     "space %lx offset %lx paddr %qx\n",
			       __func__, (long)ss, (long)offset,
			       (unsigned long long)paddr));
		return (bus_space_mmap(sc->sc_bustag, paddr, off,
				       prot, flags));
	}
	DPRINTF(SDB_BUSMAP, ("%s: FAILED\n", __func__));
	return (-1);
}

/*
 * Set the IGN for this schizo into the handle.
 */
int
schizo_pci_intr_map(const struct pci_attach_args *pa, pci_intr_handle_t *ihp)
{
	struct schizo_pbm *pbm = pa->pa_pc->cookie;
	struct schizo_softc *sc = pbm->sp_sc;

	DPRINTF(SDB_INTMAP, ("IGN %x", *ihp));
	*ihp |= sc->sc_ign;
	DPRINTF(SDB_INTMAP, (" adjusted to %x\n", *ihp));
	return (0);
}

static void *
schizo_intr_establish(bus_space_tag_t t, int ihandle, int level,
	int (*handler)(void *), void *arg, void (*fastvec)(void) /* ignored */)
{
	struct schizo_pbm *pbm = t->cookie;
	struct intrhand *ih = NULL;
	uint64_t mapoff, clroff;
	uintptr_t intrregs;
	volatile uint64_t *intrmapptr = NULL, *intrclrptr = NULL;
	int ino;
	long vec;

	vec = INTVEC(ihandle);
	ino = INTINO(vec);

	ih = intrhand_alloc();

	DPRINTF(SDB_INTR, ("\n%s: ihandle %x level %d fn %p arg %p\n", __func__,
	    ihandle, level, handler, arg));

	if (level == IPL_NONE)
		level = INTLEV(vec);
	if (level == IPL_NONE) {
		printf(": no IPL, setting IPL 2.\n");
		level = 2;
	}

	mapoff = offsetof(struct schizo_pbm_regs, imap[ino]);
	clroff = offsetof(struct schizo_pbm_regs, iclr[ino]);

	DPRINTF(SDB_INTR, ("%s: intr %x: %p mapoff %" PRIx64 " clroff %"
	    PRIx64 "\n", __func__, ino, intrlev[ino], mapoff, clroff));

	ih->ih_ivec = ihandle;

	intrregs = (uintptr_t)bus_space_vaddr(pbm->sp_regt, pbm->sp_intrh);
	intrmapptr = (uint64_t *)(uintptr_t)(intrregs + mapoff);
	intrclrptr = (uint64_t *)(uintptr_t)(intrregs + clroff);

	if (INTIGN(vec) == 0)
		ino |= schizo_pbm_readintr(pbm, mapoff) & INTMAP_IGN;
	else
		ino |= vec & INTMAP_IGN;

	/* Register the map and clear intr registers */
	ih->ih_map = intrmapptr;
	ih->ih_clr = intrclrptr;

	ih->ih_fun = handler;
	ih->ih_arg = arg;
	ih->ih_pil = level;
	ih->ih_number = ino;
	ih->ih_pending = 0;

	DPRINTF(SDB_INTR, (
	    "; installing handler %p arg %p with inr %x pil %u\n",
	    handler, arg, ino, (u_int)ih->ih_pil));

	intr_establish(ih->ih_pil, level != IPL_VM, ih);

	/*
	 * Enable the interrupt now we have the handler installed.
	 * Read the current value as we can't change it besides the
	 * valid bit so so make sure only this bit is changed.
	 */
	if (intrmapptr) {
		u_int64_t imap;

		imap = schizo_pbm_readintr(pbm, mapoff);
		DPRINTF(SDB_INTR, ("; read intrmap = %016qx",
			(unsigned long long)imap));
		imap |= INTMAP_V;
		imap |= (CPU_UPAID << INTMAP_TID_SHIFT);
		DPRINTF(SDB_INTR, ("; addr of intrmapptr = %p", intrmapptr));
		DPRINTF(SDB_INTR, ("; writing intrmap = %016qx\n",
			(unsigned long long)imap));
		schizo_pbm_writeintr(pbm, mapoff, imap);
		imap = schizo_pbm_readintr(pbm, mapoff);
		DPRINTF(SDB_INTR, ("; reread intrmap = %016qx",
			(unsigned long long)imap));
		ih->ih_number |= imap & INTMAP_INR;
	}
 	if (intrclrptr) {
 		/* set state to IDLE */
		schizo_pbm_writeintr(pbm, clroff, 0);
 	}

	return (ih);
}

static void *
schizo_pci_intr_establish(pci_chipset_tag_t pc, pci_intr_handle_t ih, int level,
	int (*func)(void *), void *arg)
{
	void *cookie;
	struct schizo_pbm *pbm = (struct schizo_pbm *)pc->cookie;

	DPRINTF(SDB_INTR, ("%s: ih %lx; level %d", __func__, (u_long)ih, level));
	cookie = bus_intr_establish(pbm->sp_memt, ih, level, func, arg);

	DPRINTF(SDB_INTR, ("; returning handle %p\n", cookie));
	return (cookie);
}

#ifdef DEBUG
void
schizo_print_regs(int unit, int what)
{
	device_t dev;
	struct schizo_softc *sc;
	struct schizo_pbm *pbm;
	const struct schizo_regname *r;
	int i;
	u_int64_t reg;

	dev = device_find_by_driver_unit("schizo", unit);
	if (dev == NULL) {
		printf("Can't find device schizo%d\n", unit);
		return;
	}

	if (!what) {
		printf("0x01: Safari registers\n");
		printf("0x02: PCI registers\n");
		printf("0x04: Scratch pad registers (Tomatillo only)\n");
		printf("0x08: IOMMU registers\n");
		printf("0x10: Streaming cache registers (Schizo only)\n");
		printf("0x20: Interrupt registers\n");
		printf("0x40: I-chip registers (Tomatillo only)\n");
		return;
	}
	sc = device_private(dev);
	pbm = sc->sc_pbm;
	printf("%s (leaf %c) registers:\n", device_xname(sc->sc_dev),
	    pbm->sp_bus_a ? 'A' : 'B');

	printf(" Safari registers:\n");
	if (what & 0x01) {
		for (r = schizo_regnames; r->size != 0; ++r)
			for (i = 0; i <= r->n_reg; i += r->size) {
				if ((!sc->sc_tomatillo &&
				    !(r->type & REG_TYPE_SCHIZO)) ||
				    (sc->sc_tomatillo &&
				    !(r->type & REG_TYPE_TOMATILLO)))
					continue;
				switch (r->size) {
				case 1:
					reg = schizo_read_1(sc, r->offset + i);
					break;
				case 8:
					/* fallthrough */
				default:
					reg = schizo_read(sc, r->offset + i);
					break;
				}
				printf("0x%06" PRIx64 " = 0x%016" PRIx64 " (%s",
				    r->offset + i, reg, r->name);
				if (r->n_reg)
					printf(" %d)\n", i / r->size);
				else
					printf(")\n");
			}
	}

	if (what & 0x02) {
		printf(" PCI registers:\n");
		for (r = schizo_pbm_regnames; r->size != 0; ++r)
			for (i = 0; i <= r->n_reg; i += r->size) {
				if ((!sc->sc_tomatillo &&
				    !(r->type & REG_TYPE_SCHIZO)) ||
				    (sc->sc_tomatillo &&
				    !(r->type & REG_TYPE_TOMATILLO)))
					continue;
				if ((pbm->sp_bus_a &&
				    !(r->type & REG_TYPE_LEAF_A)) ||
				    (!pbm->sp_bus_a &&
				    !(r->type & REG_TYPE_LEAF_B)))
					continue;
				reg = schizo_pbm_read(pbm, r->offset + i);
				printf("0x%06" PRIx64 " = 0x%016" PRIx64 ""
				    " (%s", r->offset + i, reg, r->name);
				if (r->n_reg)
					printf(" %d)\n", i / r->size);
				else
					printf(")\n");
			}
	}

	if (what & 0x04 && sc->sc_tomatillo) {
		printf(" Scratch pad registers:\n");
		for (r = tomatillo_scratch_regnames; r->size != 0; ++r)
			for (i = 0; i <= r->n_reg; i += r->size) {
				reg = schizo_pbm_read(pbm, r->offset + i);
				printf("0x%06" PRIx64 " = 0x%016" PRIx64 ""
				    " (%s", r->offset + i, reg, r->name);
				if (r->n_reg)
					printf(" %d)\n", i / r->size);
				else
					printf(")\n");
			}
	}

	if (what & 0x08) {
		printf(" IOMMU registers:\n");
		for (r = schizo_iommu_regnames; r->size != 0; ++r)
			for (i = 0; i <= r->n_reg; i += r->size) {
				if ((!sc->sc_tomatillo &&
				    !(r->type & REG_TYPE_SCHIZO)) ||
				    (sc->sc_tomatillo &&
				    !(r->type & REG_TYPE_TOMATILLO)))
					continue;
				reg = schizo_pbm_read(pbm, r->offset + i);
				printf("0x%06" PRIx64 " = 0x%016" PRIx64 ""
				    " (%s", r->offset + i, reg, r->name);
				if (r->n_reg)
					printf(" %d)\n", i / r->size);
				else
					printf(")\n");
			}
	}

	if (what & 0x10 && !sc->sc_tomatillo) {
		printf(" Streaming cache registers:\n");
		for (r = schizo_stream_regnames; r->size != 0; ++r)
			for (i = 0; i <= r->n_reg; i += r->size) {
				reg = schizo_pbm_read(pbm, r->offset + i);
				printf("0x%06" PRIx64 " = 0x%016" PRIx64 ""
				    " (%s", r->offset + i, reg, r->name);
				if (r->n_reg)
					printf(" %d)\n", i / r->size);
				else
					printf(")\n");
			}
	}

	if (what & 0x20) {
		printf(" Interrupt registers:\n");
		for (r = schizo_intr_regnames; r->size != 0; ++r)
			for (i = 0; i <= r->n_reg; i += r->size) {
				if ((!sc->sc_tomatillo &&
				    !(r->type & REG_TYPE_SCHIZO)) ||
				    (sc->sc_tomatillo &&
				    !(r->type & REG_TYPE_TOMATILLO)))
					continue;
				reg = schizo_pbm_readintr(pbm, r->offset + i);
				printf("0x%06" PRIx64 " = 0x%016" PRIx64 ""
				    " (%s", r->offset + i, reg, r->name);
				if (r->n_reg)
					printf(" %d)\n", i / r->size);
				else
					printf(")\n");
			}
	}
	
	if (what & 0x40 && sc->sc_tomatillo) {
	printf(" I-chip registers:\n");
		for (r = tomatillo_ichip_regnames; r->size != 0; ++r)
			for (i = 0; i <= r->n_reg; i += r->size) {
				if ((sc->sc_tomatillo &&
				    !(r->type & REG_TYPE_TOMATILLO)))
					continue;
				reg = tomatillo_pbm_readichip(pbm,
				    r->offset + i);
				printf("0x%06" PRIx64 " = 0x%016" PRIx64 ""
				    " (%s", r->offset + i, reg, r->name);
				if (r->n_reg)
					printf(" %d)\n", i / r->size);
				else
					printf(")\n");
			}
	}
}
#endif